projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a36c986) | patch
drm/fsl-dcu: specify volatile registers
authorStefan Agner <stefan@agner.ch>
Wed, 18 Nov 2015 02:05:25 +0000 (18:05 -0800)
committerStefan Agner <stefan@agner.ch>
Fri, 26 Feb 2016 00:13:16 +0000 (16:13 -0800)
commitefb8b49196c0cb0723024182e04072abaec96cdf
tree279c06460c0b24a8edefc58aa34ac609f5721a66tree | snapshot (tar.gz zip)
parenta36c9867d44718487262643cdefd12a386841b41commit | diff
drm/fsl-dcu: specify volatile registers

Since we are using cached registers, we need to specify volatile
registers explicitly to avoid reading their value from the cache.
This allows to read the correct interrupt status in fsl_dcu_drm_irq
and clear the asserted bits only.

Signed-off-by: Stefan Agner <stefan@agner.ch>
drivers/gpu/drm/fsl-dcu/fsl_dcu_drm_drv.c diff | blob | blame | history