projects / GitHub / MotorolaMobilityLLC / kernel-slsi.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 664f1ae) | patch
MIPS: OCTEON: Implement DCache errata workaround for all CN6XXX
authorDavid Daney <david.daney@cavium.com>
Thu, 15 Jan 2015 13:11:13 +0000 (16:11 +0300)
committerRalf Baechle <ralf@linux-mips.org>
Fri, 20 Feb 2015 14:31:27 +0000 (15:31 +0100)
commite3d0ead59f6c1167c817ea338dd9395d517940e1
tree66f0c4d5f1443b0415cfa4a4f3b420d175abbf24tree | snapshot (tar.gz zip)
parent664f1ae53d60943093db9bdb14ac3d95cac4b68ccommit | diff
MIPS: OCTEON: Implement DCache errata workaround for all CN6XXX

Make messages refer to all CN6XXX.

Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Aleksey Makarov <aleksey.makarov@auriga.com>
Cc: linux-mips@linux-mips.org
Cc: linux-kernel@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/8941/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/cavium-octeon/setup.c diff | blob | blame | history
arch/mips/include/asm/mach-cavium-octeon/war.h diff | blob | blame | history
arch/mips/mm/uasm.c diff | blob | blame | history
Motorola kernel-slsi