projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7739c33) | patch
drm/i915: add intel_ddi_set_pipe_settings
authorPaulo Zanoni <paulo.r.zanoni@intel.com>
Mon, 15 Oct 2012 18:51:30 +0000 (15:51 -0300)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Wed, 17 Oct 2012 20:01:54 +0000 (22:01 +0200)
commitdae847991a4327b8883a2a4e7b0440a42d528b77
tree63441a3045e50247d7495baae8724f331224789btree | snapshot (tar.gz zip)
parent7739c33ba48174204b24c1b867b455318e752787commit | diff
drm/i915: add intel_ddi_set_pipe_settings

In theory, all the DDI pipe settings should be set here, including
timing and M/N registers. For now, let's just set the DP MSA
attributes.

Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
[danvet: fixed up the unused typo in a #define, spotted by Jani
Nikula.]
Reviewed-by: Jani Nikula <jani.nikula@linux.intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/i915_reg.h diff | blob | blame | history
drivers/gpu/drm/i915/intel_ddi.c diff | blob | blame | history
drivers/gpu/drm/i915/intel_display.c diff | blob | blame | history
drivers/gpu/drm/i915/intel_drv.h diff | blob | blame | history