projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cbfa170) | patch
ARM: dts: socfpga: fix register entry for timer3 on Arria10
authorDinh Nguyen <dinguyen@kernel.org>
Fri, 31 Jul 2020 15:26:40 +0000 (10:26 -0500)
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Wed, 23 Sep 2020 08:46:25 +0000 (10:46 +0200)
commitd406edabe7483cccfa82b15926c418b9b1f26936
tree1406524b928a3f6700101df6fc978a1cefb2e3f1tree | snapshot (tar.gz zip)
parentcbfa1702aaf69b2311ea1b35e04f113c48368c67commit | diff
ARM: dts: socfpga: fix register entry for timer3 on Arria10

[ Upstream commit 0ff5a4812be4ebd4782bbb555d369636eea164f7 ]

Fixes the register address for the timer3 entry on Arria10.

Fixes: 475dc86d08de4 ("arm: dts: socfpga: Add a base DTSI for Altera's Arria10 SOC")
Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
arch/arm/boot/dts/socfpga_arria10.dtsi diff | blob | blame | history