projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2b54ffc) | patch
clk: tegra: Fix vde/2d/3d clock src offset
authorMark Zhang <markz@nvidia.com>
Wed, 7 Aug 2013 11:25:07 +0000 (19:25 +0800)
committerPeter De Schrijver <pdeschrijver@nvidia.com>
Mon, 25 Nov 2013 14:11:43 +0000 (16:11 +0200)
commitd17cb95fa0b8676a38c0d07e2da26885d4ff8187
tree5327f640c8a0b7a47e2e8be2c0092fe7178c28d4tree | snapshot (tar.gz zip)
parent2b54ffc2693b917743de6f34815b63638ad3853fcommit | diff
clk: tegra: Fix vde/2d/3d clock src offset

In Tegra114, vde/gr_2d/gr_3d have 3 bits for clock source selection.
So change the clock init macro for these clocks from
"TEGRA_INIT_DATA_INT" to "TEGRA_INIT_DATA_INT8".

Besides, no one uses "TEGRA_INIT_DATA_INT" after this change, so
remove this macro.

Signed-off-by: Mark Zhang <markz@nvidia.com>
Acked-by: Stephen Warren <swarren@nvidia.com>
Acked-By: Peter De Schrijver <pdeschrijver@nvidia.com>
drivers/clk/tegra/clk-tegra114.c diff | blob | blame | history