projects / GitHub / exynos8895 / android_kernel_samsung_universal8895.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a8f3ef6) | patch
drm/i915/skl: Program PLL for edp1.4 intermediate frequencies
authorSonika Jindal <sonika.jindal@intel.com>
Sat, 21 Feb 2015 05:42:13 +0000 (11:12 +0530)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Tue, 17 Mar 2015 21:29:57 +0000 (22:29 +0100)
commitc3346ef688b9956003cd357fef0a2b8c06e72ee8
treed8cdeffca6910fa6ee0bcc1f402b7a1bcb9fc250tree | snapshot (tar.gz zip)
parenta8f3ef6197979824ee117d89a26c57e347c62731commit | diff
drm/i915/skl: Program PLL for edp1.4 intermediate frequencies

v2: Making the link_clock half in switch inline with the DPLL_CTRL1_* macros
(Ville)

Signed-off-by: Sonika Jindal <sonika.jindal@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/intel_dp.c diff | blob | blame | history