projects / GitHub / exynos8895 / android_kernel_samsung_universal8895.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5585f73) | patch
clk: socfpga: Support multiple parents for the pll clocks
authorDinh Nguyen <dinguyen@altera.com>
Wed, 19 Feb 2014 21:11:11 +0000 (15:11 -0600)
committerMike Turquette <mturquette@linaro.org>
Wed, 26 Feb 2014 20:23:40 +0000 (12:23 -0800)
commitb89cd950cbcd6a6aca37e82ecf369ab9909fdf24
tree711a1ada6d863af2fe3f8022d27820c7bd479a0etree | snapshot (tar.gz zip)
parent5585f7317573873f95c1bb7748322c62a6c3a919commit | diff
clk: socfpga: Support multiple parents for the pll clocks

The PLLs can be from 3 different sources: osc1, osc2, or the f2s_ref_clk.
Update the clock driver to be able to get the correct parent.

Signed-off-by: Dinh Nguyen <dinguyen@altera.com>
Cc: Steffen Trumtrar <s.trumtrar@pengutronix.de>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
drivers/clk/socfpga/clk-pll.c diff | blob | blame | history