projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0438c28) | patch
[POWERPC] QE: Added missing CEURNR register
authorEmil Medve <Emilian.Medve@Freescale.com>
Wed, 26 Sep 2007 17:03:40 +0000 (12:03 -0500)
committerKumar Gala <galak@kernel.crashing.org>
Thu, 4 Oct 2007 16:03:03 +0000 (11:03 -0500)
commitb6927bca245f83879bcb319aa108a1a347e36d8f
tree784a2fc37a6343f1bdc58aeb569aed360f4cda85tree | snapshot (tar.gz zip)
parent0438c28fa40c1145e8322f91feb9e6fed3301d94commit | diff
[POWERPC] QE: Added missing CEURNR register

According to the publicly available MPC8360E RM (rev. 1 from 09/2006 and rev. 2
from 05/2007) and MPC8323E RM (rev. 1 from 09/2006), CEURNR is the QE microcode
revision number register and is located at offset 0x1b8 within the QE internal
register space

Signed-off-by: Emil Medve <Emilian.Medve@Freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
include/asm-powerpc/immap_qe.h diff | blob | blame | history