projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4988322) | patch
[XTENSA] Flush the page-address in update-mmu instead of user-address
authorChris Zankel <chris@zankel.net>
Thu, 6 Sep 2007 08:38:18 +0000 (01:38 -0700)
committerChris Zankel <chris@zankel.net>
Thu, 14 Feb 2008 00:58:51 +0000 (16:58 -0800)
commitb67360db143448be1f6d68835c6d0cc43837667f
tree9619e20dd17684ae5cf1d2c845b4acdc134e86betree | snapshot (tar.gz zip)
parent49883224f6665e2b056fc3e7325b3bba9d1ff2c4commit | diff
[XTENSA] Flush the page-address in update-mmu instead of user-address

The TLB entry for the user address doesn't exist at the time we
want to flush the caches, so use the page address. Note that processor
configurations with cache-aliasing issues are treated separately.

Signed-off-by: Chris Zankel <chris@zankel.net>
arch/xtensa/mm/cache.c diff | blob | blame | history
kernel source for telekom puls (alcatel/mediatek)