projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bd60345) | patch
clk / highbank: Prevent glitches in non-bypass reset mode
authorMark Langsdorf <mark.langsdorf@calxeda.com>
Mon, 28 Jan 2013 16:13:13 +0000 (16:13 +0000)
committerRafael J. Wysocki <rafael.j.wysocki@intel.com>
Fri, 1 Feb 2013 23:01:15 +0000 (00:01 +0100)
commitb5964708532f4713e9cfb1b8b1a6ac8544fc66af
treeac0b962debf44ef6a15a6ea0a652633f1afe372ftree | snapshot (tar.gz zip)
parentbd603455f366bd66a5e1870bc285c05c9cb6a72dcommit | diff
clk / highbank: Prevent glitches in non-bypass reset mode

The highbank clock will glitch with the current code if the
clock rate is reset without relocking the PLL. Program the PLL
correctly to prevent glitches.

Signed-off-by: Mark Langsdorf <mark.langsdorf@calxeda.com>
Signed-off-by: Rob Herring <rob.herring@calxeda.com>
Acked-by: Mike Turquette <mturquette@linaro.org>
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
drivers/clk/clk-highbank.c diff | blob | blame | history