projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 330df03) | patch
drm/amdgpu: Clear vce&uvd ring wptr for SRIOV
authorFrank Min <Frank.Min@amd.com>
Mon, 12 Jun 2017 02:53:19 +0000 (10:53 +0800)
committerAlex Deucher <alexander.deucher@amd.com>
Tue, 15 Aug 2017 18:45:45 +0000 (14:45 -0400)
commitab2b2e4f8b24b789eba2f95394210b644a6fcc44
tree53fcd7b4af73546813cba7efdce01371b4647f52tree | snapshot (tar.gz zip)
parent330df03b3abf944f8f5180f2abc61367749984c0commit | diff
drm/amdgpu: Clear vce&uvd ring wptr for SRIOV

MMSCH FW need to get the wptr from 0 after it get the mailbox request
from driver, since every time kick the mailbox, mmsch thinks that it
is the first time engine start to initialize.

Signed-off-by: Frank Min <Frank.Min@amd.com>
Signed-off-by: Xiangliang.Yu <Xiangliang.Yu@amd.com>
Acked-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/amdgpu/uvd_v7_0.c diff | blob | blame | history
drivers/gpu/drm/amd/amdgpu/vce_v4_0.c diff | blob | blame | history