projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f8f6eb0) | patch
KVM: PPC: Book3S PR: Emulate TIR register
authorAlexander Graf <agraf@suse.de>
Fri, 25 Apr 2014 14:07:21 +0000 (16:07 +0200)
committerAlexander Graf <agraf@suse.de>
Fri, 30 May 2014 12:26:22 +0000 (14:26 +0200)
commita5948fa092a04dfd6b9ee31c99eb6896c158eb08
tree228059928f720af84ba0a9211eee2bf557e238eetree | snapshot (tar.gz zip)
parentf8f6eb0d189cf2724af5ebc8cad460c78fb1994ecommit | diff
KVM: PPC: Book3S PR: Emulate TIR register

In parallel to the Processor ID Register (PIR) threaded POWER8 also adds a
Thread ID Register (TIR). Since PR KVM doesn't emulate more than one thread
per core, we can just always expose 0 here.

Signed-off-by: Alexander Graf <agraf@suse.de>
arch/powerpc/kvm/book3s_emulate.c diff | blob | blame | history