projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 899611e) | patch
ARM: Improve the L2 cache performance when PL310 is used
authorCatalin Marinas <catalin.marinas@arm.com>
Tue, 31 Aug 2010 12:05:22 +0000 (13:05 +0100)
committerSantosh Shilimkar <santosh.shilimkar@ti.com>
Tue, 26 Oct 2010 06:09:54 +0000 (11:39 +0530)
commit9a6655e49fd98f3748bb80da20705448aad9ee57
treedb5aba3a886712f54f4816137c4cea08b954f5c6tree | snapshot (tar.gz zip)
parent899611ee7d373e5eeda08e9a8632684e1ebbbf00commit | diff
ARM: Improve the L2 cache performance when PL310 is used

With this L2 cache controller, the cache maintenance by PA and sync
operations are atomic and do not require a "wait" loop. This patch
conditionally defines the cache_wait() function.

Since L2x0 cache controllers do not work with ARMv7 CPUs, the patch
automatically enables CACHE_PL310 when only CPU_V7 is defined.

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
arch/arm/mm/Kconfig diff | blob | blame | history
arch/arm/mm/cache-l2x0.c diff | blob | blame | history