projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2064ba2) | patch
[MIPS] IP28: added cache barrier to assembly routines
authorThomas Bogendoerfer <tsbogend@alpha.franken.de>
Sun, 25 Nov 2007 10:47:56 +0000 (11:47 +0100)
committerRalf Baechle <ralf@linux-mips.org>
Tue, 29 Jan 2008 10:14:58 +0000 (10:14 +0000)
commit930bff882296c02ca81db108672ef4ca06c37db5
tree53288137d4f7cc02d8ca417edb2b25221c3007cdtree | snapshot (tar.gz zip)
parent2064ba23e58daa929eec6f5e7a2abc24574a95b9commit | diff
[MIPS] IP28: added cache barrier to assembly routines

IP28 needs special treatment to avoid speculative accesses. gcc
takes care for .c code, but for assembly code we need to do it
manually.

This is taken from Peter Fuersts IP28 patches.

Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/lib/memcpy.S diff | blob | blame | history
arch/mips/lib/memset.S diff | blob | blame | history
arch/mips/lib/strncpy_user.S diff | blob | blame | history
include/asm-mips/asm.h diff | blob | blame | history