projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: dc4d7b3) | patch
MIPS: introduce MIPS_L1_CACHE_SHIFT_<N>
authorFlorian Fainelli <florian@openwrt.org>
Tue, 14 Jan 2014 17:54:38 +0000 (09:54 -0800)
committerRalf Baechle <ralf@linux-mips.org>
Fri, 24 Jan 2014 21:39:55 +0000 (22:39 +0100)
commit930beb5ac09aaeee48d81c57aec0d17a42a33ce8
tree3a146ffc4fa1fb74b4cf673b4040a7e54e5240f2tree | snapshot (tar.gz zip)
parentdc4d7b377c1e07918eeca704477851ddef37d472commit | diff
MIPS: introduce MIPS_L1_CACHE_SHIFT_<N>

In order to avoid keeping an ever growing list of chips which need to
select a specific MIPS_L1_CACHE_SHIFT value introduce multiple internal
and non-exposed Kconfig symbols for the various MIPS_L1_CACHE_SHIFT
values out there and update the relevant Kconfig symbols to select them.

Signed-off-by: Florian Fainelli <florian@openwrt.org>
arch/mips/Kconfig diff | blob | blame | history
arch/mips/pmcs-msp71xx/Kconfig diff | blob | blame | history
arch/mips/ralink/Kconfig diff | blob | blame | history