projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4dec2a2) | patch
IB/iser: Make fastreg pool cache friendly
authorSagi Grimberg <sagig@mellanox.com>
Tue, 14 Apr 2015 15:08:23 +0000 (18:08 +0300)
committerDoug Ledford <dledford@redhat.com>
Wed, 15 Apr 2015 20:07:13 +0000 (16:07 -0400)
commit8b95aa2c1bf8c936e5b0e9096b180a3e4f5327ff
tree29737d4a93d2fe406b9f3ad2e3a5507a8899d5d7tree | snapshot (tar.gz zip)
parent4dec2a27e385ac753d754af69f344625f5c50576commit | diff
IB/iser: Make fastreg pool cache friendly

Memory regions are resources that are saved
in the device caches. Increase the probability for
a cache hit by adding the MRU descriptor to pool
head.

Signed-off-by: Sagi Grimberg <sagig@mellanox.com>
Signed-off-by: Doug Ledford <dledford@redhat.com>
drivers/infiniband/ulp/iser/iser_memory.c diff | blob | blame | history