projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: dcf39da) | patch
x86, cacheinfo: Add cache index disable sysfs attrs only to L3 caches
authorBorislav Petkov <borislav.petkov@amd.com>
Fri, 22 Jan 2010 15:01:06 +0000 (16:01 +0100)
committerH. Peter Anvin <hpa@zytor.com>
Sat, 23 Jan 2010 00:06:31 +0000 (16:06 -0800)
commit897de50e08937663912c86fb12ad7f708af2386c
treee38af91f2e48bec90246b2976a391c4aad07dd9btree | snapshot (tar.gz zip)
parentdcf39daf3d6d97f8741e82f0b9fb7554704ed2d1commit | diff
x86, cacheinfo: Add cache index disable sysfs attrs only to L3 caches

The cache_disable_[01] attribute in

/sys/devices/system/cpu/cpu?/cache/index[0-3]/

is enabled on all cache levels although only L3 supports it. Add it only
to the cache level that actually supports it.

Signed-off-by: Borislav Petkov <borislav.petkov@amd.com>
LKML-Reference: <1264172467-25155-5-git-send-email-bp@amd64.org>
Signed-off-by: H. Peter Anvin <hpa@zytor.com>
arch/x86/kernel/cpu/intel_cacheinfo.c diff | blob | blame | history