projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 20e7c32) | patch
clk: tegra: cclk_lp has a pllx/2 divider
authorAndrew Bresticker <abrestic@chromium.org>
Fri, 27 Dec 2013 00:44:26 +0000 (16:44 -0800)
committerPeter De Schrijver <pdeschrijver@nvidia.com>
Mon, 17 Feb 2014 14:18:28 +0000 (16:18 +0200)
commit88b4bd7071ac06e321b4bf4bdb8c69db40182c5a
treed7eb0c0bb43d499be95386347f6560a08b17ff95tree | snapshot (tar.gz zip)
parent20e7c323abac390deb35248705807bd844590048commit | diff
clk: tegra: cclk_lp has a pllx/2 divider

When pll_x is the parent of cclk_lp, PLLX_DIV2_BYPASS_LP determines
whether cclk_lp output is divided by 2.  Set TEGRA_DIVIDER_2 so that
the clk_super driver is aware of this.

Signed-off-by: Andrew Bresticker <abrestic@chromium.org>
drivers/clk/tegra/clk-tegra-super-gen4.c diff | blob | blame | history