projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 17f10fd) | patch
drm/i915: No LLC_MLC for HSW.
authorBen Widawsky <ben@bwidawsk.net>
Fri, 21 Sep 2012 23:54:14 +0000 (16:54 -0700)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Sun, 11 Nov 2012 22:51:09 +0000 (23:51 +0100)
commit8693607ae4efe065aa65e26fd6dda8aab7e18ea7
tree90d4af6ea6cc4d1a6777c07f20b2a4e968bad633tree | snapshot (tar.gz zip)
parent17f10fdc010254b8e9c0f1779abdaaee4757cabfcommit | diff
drm/i915: No LLC_MLC for HSW.

The mid-level cache or as it's more commonly referred to now as L3, is
not setup this way on HSW.

Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
Reviewed-by: Mika Kuoppala <mika.kuoppala@intel.com>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/i915_gem_gtt.c diff | blob | blame | history