projects / GitHub / MotorolaMobilityLLC / kernel-slsi.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 06278ba) | patch
ARM: dts: r8a7745: Add Inter Connect RAM
authorGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 4 Jul 2017 15:23:13 +0000 (17:23 +0200)
committerSimon Horman <horms+renesas@verge.net.au>
Thu, 27 Jul 2017 14:28:34 +0000 (16:28 +0200)
commit825216b8160b53b83f405a1e7b6c647e4e99e25a
treebdbc7ae822f8dc3c6ac7fc354a6aeb2c4fc84059tree | snapshot (tar.gz zip)
parent06278baa1b08f2b2ae26d5b2394b779ed82f3dfacommit | diff
ARM: dts: r8a7745: Add Inter Connect RAM

RZ/G1E has 3 regions of Inter Connect RAM (72 + 4 + 256 KiB).

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/r8a7745.dtsi diff | blob | blame | history
Motorola kernel-slsi