projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a690984) | patch
ARC: [mm] Aliasing VIPT dcache support 1/4
authorVineet Gupta <vgupta@synopsys.com>
Thu, 9 May 2013 09:40:18 +0000 (15:10 +0530)
committerVineet Gupta <vgupta@synopsys.com>
Thu, 9 May 2013 16:23:16 +0000 (21:53 +0530)
commit6ec18a81b22ab2b40df8424f2b5fc6be20ccad87
tree974447f69a0a4b10dc0f1f7ff81440539761b4dctree | snapshot (tar.gz zip)
parenta690984d60abcb627ce1bcc0300a14043b5e224acommit | diff
ARC: [mm] Aliasing VIPT dcache support 1/4

This preps the low level dcache flush helpers to take vaddr argument in
addition to the existing paddr to properly flush the VIPT dcache

Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
arch/arc/include/asm/cacheflush.h diff | blob | blame | history
arch/arc/mm/cache_arc700.c diff | blob | blame | history
arch/arc/mm/tlb.c diff | blob | blame | history