projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 30a970c) | patch
drm/i915/vlv: split CCK and DDR freq usage
authorJesse Barnes <jbarnes@virtuousgeek.org>
Tue, 5 Nov 2013 00:06:59 +0000 (16:06 -0800)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Tue, 5 Nov 2013 18:28:47 +0000 (19:28 +0100)
commit586f49dc781314f1e6b1133f6d966d670c219a67
tree638ffc11b6bfcfc706763b7b6c51fc99b8e84819tree | snapshot (tar.gz zip)
parent30a970c6a6ff734eda7cefe7e88f030157a6c939commit | diff
drm/i915/vlv: split CCK and DDR freq usage

It's possible that the CCK clock could run at a different rate than the
DDR clock, so use the same method to get CCK as the GMBUS code does when
calculating the new CDclk divider in the VLV display code.

Reported-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/intel_display.c diff | blob | blame | history
drivers/gpu/drm/i915/intel_drv.h diff | blob | blame | history
drivers/gpu/drm/i915/intel_i2c.c diff | blob | blame | history