projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: dc37374) | patch
powerpc/b4860: Renamed the L2 caches
authorpoonam aggrwal <poonam.aggrwal@freescale.com>
Sat, 19 Sep 2015 18:15:42 +0000 (23:45 +0530)
committerScott Wood <scottwood@freescale.com>
Sat, 17 Oct 2015 05:36:34 +0000 (00:36 -0500)
commit52246445516e99a59f531a8c72bee8f715a5fd1f
treeec61b0fd82b70db590d51825d6dd6beb4c6e3d55tree | snapshot (tar.gz zip)
parentdc37374b9c83382b91f3804845ae593bedc2d13acommit | diff
powerpc/b4860: Renamed the L2 caches

To make provision for more than one L2 caches in the system, change the
name from L2 to L2_1; same as in T4 platforms.
* Also remove the L2 entry from common file
  "arch/powerpc/boot/dts/fsl/b4si-post.dtsi"
  Keep them only in separate files for b4860 and b4420.

Signed-off-by: Shaveta Leekha <shaveta@freescale.com>
Signed-off-by: Poonam Aggrwal <poonam.aggrwal@freescale.com>
Signed-off-by: Scott Wood <scottwood@freescale.com>
arch/powerpc/boot/dts/fsl/b4420si-post.dtsi diff | blob | blame | history
arch/powerpc/boot/dts/fsl/b4420si-pre.dtsi diff | blob | blame | history
arch/powerpc/boot/dts/fsl/b4860si-post.dtsi diff | blob | blame | history
arch/powerpc/boot/dts/fsl/b4860si-pre.dtsi diff | blob | blame | history
arch/powerpc/boot/dts/fsl/b4si-post.dtsi diff | blob | blame | history