projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b833bb6) | patch
drm/i915: Do not set L3-LLC Coherency bit in ctx descriptor
authorArun Siluvery <arun.siluvery@linux.intel.com>
Tue, 7 Apr 2015 13:01:33 +0000 (14:01 +0100)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Fri, 10 Apr 2015 06:55:58 +0000 (08:55 +0200)
commit51847fb99f25fe1bf4bc6739f9d8ac85fa2c2a65
treef888b75c0a310097c729803658754c4eb90d1b6ctree | snapshot (tar.gz zip)
parentb833bb61fd905a8d2c7392d1bc5fedf34921e251commit | diff
drm/i915: Do not set L3-LLC Coherency bit in ctx descriptor

According to Spec this is a reserved bit for Gen9+ and should not be set.

Change-Id: I0215fb7057b94139b7a2f90ecc7a0201c0c93ad4
Signed-off-by: Arun Siluvery <arun.siluvery@linux.intel.com>
Reviewed-by: Mika Kuoppala <mika.kuoppala@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/intel_lrc.c diff | blob | blame | history