projects / GitHub / exynos8895 / android_kernel_samsung_universal8895.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9054ae1) | patch
drm/radeon: put UVD PLLs in bypass mode
authorChristian König <christian.koenig@amd.com>
Thu, 18 Apr 2013 13:25:58 +0000 (15:25 +0200)
committerAlex Deucher <alexander.deucher@amd.com>
Mon, 22 Apr 2013 14:39:16 +0000 (10:39 -0400)
commit4ed108352d9b60a723a5071ed05e722826c2b72f
treed2f1500ca5a72b79d073770f28916d68d37a91fatree | snapshot (tar.gz zip)
parent9054ae1ce33f08315616999c742e6656b9967724commit | diff
drm/radeon: put UVD PLLs in bypass mode

Just power down the PLL when we get a VCLK or DCLK of zero.
Enabling the bypass mode early should also allow us to
switch UVD clocks on the fly.

Signed-off-by: Christian König <christian.koenig@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/radeon/evergreen.c diff | blob | blame | history
drivers/gpu/drm/radeon/rv770.c diff | blob | blame | history
drivers/gpu/drm/radeon/si.c diff | blob | blame | history