projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7414d2f) | patch
MIPS: Add define for Config.VI (virtual icache) bit
authorJames Hogan <james.hogan@imgtec.com>
Wed, 15 Jun 2016 18:29:59 +0000 (19:29 +0100)
committerPaolo Bonzini <pbonzini@redhat.com>
Wed, 15 Jun 2016 21:58:38 +0000 (23:58 +0200)
commit4b34bca0e4c7091a06d774342faf8c9a4836af22
tree8cd4c322296ff4d2c97ce2ac83fa01afefccbc6dtree | snapshot (tar.gz zip)
parent7414d2f65006ac8609196092f2869e0942599b72commit | diff
MIPS: Add define for Config.VI (virtual icache) bit

The Config.VI bit specifies that the instruction cache is virtually
tagged, which is checked in c-r4k.c's probe_pcache(). Add a proper
definition for it in mipsregs.h and make use of it.

Signed-off-by: James Hogan <james.hogan@imgtec.com>
Acked-by: Ralf Baechle <ralf@linux-mips.org>
Cc: linux-mips@linux-mips.org
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
arch/mips/include/asm/mipsregs.h diff | blob | blame | history
arch/mips/mm/c-r4k.c diff | blob | blame | history