projects / GitHub / MotorolaMobilityLLC / kernel-slsi.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 94990b4) | patch
IB/mlx5: Expose MR cache for mlx5_ib
authorArtemy Kovalyov <artemyko@mellanox.com>
Wed, 18 Jan 2017 14:58:10 +0000 (16:58 +0200)
committerDoug Ledford <dledford@redhat.com>
Tue, 14 Feb 2017 16:41:18 +0000 (11:41 -0500)
commit49780d42dfc9ec0f4090c32ca59688449da1a1cd
tree17e4d73dc7665786268c4ad3afefa91b85ea7504tree | snapshot (tar.gz zip)
parent94990b498969b420949a04294618f9509466b896commit | diff
IB/mlx5: Expose MR cache for mlx5_ib

Allow other parts of mlx5_ib to use MR cache mechanism.
* Add new functions mlx5_mr_cache_alloc and mlx5_mr_cache_free
* Traditional MTT MKey buckets are limited by MAX_UMR_CACHE_ENTRY
  Additinal buckets may be added above.

Signed-off-by: Artemy Kovalyov <artemyko@mellanox.com>
Signed-off-by: Leon Romanovsky <leon@kernel.org>
Signed-off-by: Doug Ledford <dledford@redhat.com>
drivers/infiniband/hw/mlx5/mlx5_ib.h diff | blob | blame | history
drivers/infiniband/hw/mlx5/mr.c diff | blob | blame | history
include/linux/mlx5/driver.h diff | blob | blame | history
Motorola kernel-slsi