projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4559424) | patch
powerpc/85xx: Setup secondary cores PIR with hard SMP id
authorKumar Gala <galak@kernel.crashing.org>
Thu, 13 Oct 2011 15:13:09 +0000 (10:13 -0500)
committerKumar Gala <galak@kernel.crashing.org>
Thu, 13 Oct 2011 15:19:22 +0000 (10:19 -0500)
commit45116806139743cf35baa01a584e5972e5d833f6
tree436f27cf1b0de84ec0432b8077953d0fc2e0bf9dtree | snapshot (tar.gz zip)
parent4559424a0c34f0cb22fa31bc24015a06dc064b32commit | diff
powerpc/85xx: Setup secondary cores PIR with hard SMP id

Normally logical and hard cpu ID are the same, however in same cases like
on the P3060 they may differ.  Where the logical is 0..5, the hard id
goes 0,1,4..7.  This can causes issues for places we utilize PIR to index
into array like in debug exception handlers for finding the exception
stack.

Move to setting up PIR with hard_smp_processor_id fixes the issue.

Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
arch/powerpc/platforms/85xx/smp.c diff | blob | blame | history