git.stricted.de - GitHub/LineageOS/android_kernel_motorola

projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit

author	Pradeep Tewani <pradeep.d.tewani@intel.com>
	Fri, 1 Sep 2017 08:06:13 +0000 (13:36 +0530)
committer	Mark Brown <broonie@kernel.org>
	Fri, 1 Sep 2017 11:06:35 +0000 (12:06 +0100)
commit	38a770859e10f566c434ae0d3f380954280f262b
tree	3561adf5483c96849ff9334ff36d0540a23e0dd6	tree \| snapshot (tar.gz zip)
parent	b21f0522ee376ddbea54fab47ff36f687f2a438b	commit \| diff

ASoC: Intel: Skylake: Add IPC to configure the copier secondary pins

Copier can support upto 4 output pins. However, only pin 0 is configured
as a part of copier initialization. Configuring rest of pins require the
separate IPC to be sent to fw.

Signed-off-by: Pradeep Tewani <pradeep.d.tewani@intel.com>
Acked-By: Vinod Koul <vinod.koul@intel.com>
Signed-off-by: Mark Brown <broonie@kernel.org>

sound/soc/intel/skylake/skl-messages.c		diff \| blob \| blame \| history
sound/soc/intel/skylake/skl-topology.h		diff \| blob \| blame \| history

RSS Atom