projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8c27f5c) | patch
drm/amd/amdgpu: Add DPHY_SCRAM_CNTL register defines
authorHarry Wentland <harry.wentland@amd.com>
Mon, 28 Nov 2016 22:00:20 +0000 (17:00 -0500)
committerAlex Deucher <alexander.deucher@amd.com>
Fri, 27 Jan 2017 16:12:44 +0000 (11:12 -0500)
commit33503e9e5a5a0ba64ce1e5a4115ec32a6a026fe4
tree13df148fa24757465380841d996f6a6334f89e2atree | snapshot (tar.gz zip)
parent8c27f5c1fda5e06405d9c3092735fbc5ec2b1dfacommit | diff
drm/amd/amdgpu: Add DPHY_SCRAM_CNTL register defines

This is required for DP HBR2 test pattern

Signed-off-by: Harry Wentland <harry.wentland@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/include/asic_reg/dce/dce_10_0_d.h diff | blob | blame | history
drivers/gpu/drm/amd/include/asic_reg/dce/dce_10_0_sh_mask.h diff | blob | blame | history
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_0_d.h diff | blob | blame | history
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_0_sh_mask.h diff | blob | blame | history
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_d.h diff | blob | blame | history
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h diff | blob | blame | history
drivers/gpu/drm/amd/include/asic_reg/dce/dce_8_0_d.h diff | blob | blame | history
drivers/gpu/drm/amd/include/asic_reg/dce/dce_8_0_sh_mask.h diff | blob | blame | history