projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5a0015d) | patch
[PATCH] xtensa: Architecture support for Tensilica Xtensa Part 4
authorChris Zankel <czankel@tensilica.com>
Fri, 24 Jun 2005 05:01:20 +0000 (22:01 -0700)
committerLinus Torvalds <torvalds@ppc970.osdl.org>
Fri, 24 Jun 2005 07:05:21 +0000 (00:05 -0700)
commit249ac17e96811acc3c6402317dd5d5c89d2cbf68
tree0a174065460de196861b85f1d9a48c88b2a2675atree | snapshot (tar.gz zip)
parent5a0015d62668e64c8b6e02e360fbbea121bfd5e6commit | diff
[PATCH] xtensa: Architecture support for Tensilica Xtensa Part 4

The attached patches provides part 4 of an architecture implementation for the
Tensilica Xtensa CPU series.

Signed-off-by: Chris Zankel <chris@zankel.net>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
arch/xtensa/lib/Makefile [new file with mode: 0644] blob
arch/xtensa/lib/checksum.S [new file with mode: 0644] blob
arch/xtensa/lib/memcopy.S [new file with mode: 0644] blob
arch/xtensa/lib/memset.S [new file with mode: 0644] blob
arch/xtensa/lib/pci-auto.c [new file with mode: 0644] blob
arch/xtensa/lib/strcasecmp.c [new file with mode: 0644] blob
arch/xtensa/lib/strncpy_user.S [new file with mode: 0644] blob
arch/xtensa/lib/strnlen_user.S [new file with mode: 0644] blob
arch/xtensa/lib/usercopy.S [new file with mode: 0644] blob