projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2ec2a90) | patch
ASoC: Use standard cache sync code in wm8961
authorMark Brown <broonie@opensource.wolfsonmicro.com>
Fri, 16 Dec 2011 06:57:11 +0000 (07:57 +0100)
committerMark Brown <broonie@opensource.wolfsonmicro.com>
Sat, 17 Dec 2011 09:39:44 +0000 (09:39 +0000)
commit202a51a8d9c1fddea9eca5953e6e7d7d504a4343
tree756021f6f74d5a52638a3816c992131ef4e3af65tree | snapshot (tar.gz zip)
parent2ec2a9061dac94ca4c5af13566fe107d84c30d4ecommit | diff
ASoC: Use standard cache sync code in wm8961

We write the reset register with the default value so it should not be
mistakenly written.

Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
sound/soc/codecs/wm8961.c diff | blob | blame | history
kernel source for telekom puls (alcatel/mediatek)