projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e813734) | patch
powerpc/fsl-cpm: Configure clock correctly for SCC
authorWolfgang Ocker <weo@reccoware.de>
Sat, 3 Apr 2010 14:11:43 +0000 (16:11 +0200)
committerKumar Gala <galak@kernel.crashing.org>
Tue, 20 Apr 2010 04:13:03 +0000 (23:13 -0500)
commit1cca2d2b99f3d7eea6aa627b96bffc3b0999eca2
tree8896708d7926109e2176bcd715b32ff97c6431e7tree | snapshot (tar.gz zip)
parente8137341b1bb9bbdc29d9fd8980485ec7dcb4109commit | diff
powerpc/fsl-cpm: Configure clock correctly for SCC

Some board setup functions call cpm1_clk_setup() or cmp2_clk_setup()
to configure the clock source.

If CPM_CLK_RTX has been used for the parameter mode,
the clock has been configured only for TX but not for RX.

With this patch CPM_CLK_RTX configures the clock for both directions
correctly.

Signed-off-by: Wolfgang Ocker <weo@reccoware.de>
Acked-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
arch/powerpc/sysdev/cpm1.c diff | blob | blame | history
arch/powerpc/sysdev/cpm2.c diff | blob | blame | history