intel_pmc_ipc: Fix GCR register base address and length
authorQipeng Zha <qipeng.zha@intel.com>
Wed, 17 Feb 2016 18:03:37 +0000 (02:03 +0800)
committerDarren Hart <dvhart@linux.intel.com>
Wed, 23 Mar 2016 17:05:47 +0000 (10:05 -0700)
commit1a2f25d5e73f4f1ae985801a05ed37bbe0ea11f3
treebaa5c2cfe1aafba7765cbf03cefd2d8ebffa1d4a
parent4670768779876c0a9071c026ddabe1ab8e6c7805
intel_pmc_ipc: Fix GCR register base address and length

GCR register (pmc_cfg register) is at offset 0x1008, and
remapping of 0x4 bytes is enough.

Signed-off-by: Francois-Nicolas Muller <francois-nicolas.muller@intel.com>
Signed-off-by: Qipeng Zha <qipeng.zha@intel.com>
Acked-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Signed-off-by: Darren Hart <dvhart@linux.intel.com>
drivers/platform/x86/intel_pmc_ipc.c