projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a8d4636) | patch
arm64: cache: Remove support for ASID-tagged VIVT I-caches
authorWill Deacon <will.deacon@arm.com>
Fri, 10 Mar 2017 20:32:22 +0000 (20:32 +0000)
committerCatalin Marinas <catalin.marinas@arm.com>
Mon, 20 Mar 2017 16:16:57 +0000 (16:16 +0000)
commit155433cb365ee4666bdf7c3c7bc2978b17be36a4
tree43668ce6b2cfffb1327fe5c1054ddc228a108f1atree | snapshot (tar.gz zip)
parenta8d4636f96ad075dc6d6af182b3de0b5498dc301commit | diff
arm64: cache: Remove support for ASID-tagged VIVT I-caches

As a recent change to ARMv8, ASID-tagged VIVT I-caches are removed
retrospectively from the architecture. Consequently, we don't need to
support them in Linux either.

Acked-by: Mark Rutland <mark.rutland@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
arch/arm64/include/asm/cachetype.h diff | blob | blame | history
arch/arm64/include/asm/kvm_mmu.h diff | blob | blame | history
arch/arm64/kernel/cpufeature.c diff | blob | blame | history
arch/arm64/kernel/cpuinfo.c diff | blob | blame | history
arch/arm64/mm/context.c diff | blob | blame | history
arch/arm64/mm/flush.c diff | blob | blame | history