projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4e8c84a) | patch
drm/i915: DSPFW and BLC regs are in the display offset range
authorJesse Barnes <jbarnes@virtuousgeek.org>
Fri, 8 Mar 2013 18:45:59 +0000 (10:45 -0800)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Sat, 23 Mar 2013 11:18:01 +0000 (12:18 +0100)
commit12569ad6eaee31033333882a74df71588a8584c2
tree7f1ea27b82e81cdb5e3c0031104cd6966ab0ac5atree | snapshot (tar.gz zip)
parent4e8c84a5b14bbb5b88c63941f1d939560f4abd0bcommit | diff
drm/i915: DSPFW and BLC regs are in the display offset range

Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/i915_reg.h diff | blob | blame | history