projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6b860e6) | patch
spi: rockchip: configure CTRLR1 according to size and data frame
authorHuibin Hong <huibin.hong@rock-chips.com>
Wed, 16 Aug 2017 02:12:02 +0000 (10:12 +0800)
committerMark Brown <broonie@kernel.org>
Wed, 16 Aug 2017 10:58:23 +0000 (11:58 +0100)
commit04b37d2d02c0a5ae2f4e59326ef6deaff18e0456
tree2b8f72c4b5afcc32c9a29b6adb47c31b8dbe4f7atree | snapshot (tar.gz zip)
parent6b860e69e873be247d19174ab6b24d0b5741bf8ccommit | diff
spi: rockchip: configure CTRLR1 according to size and data frame

CTRLR1 is number of data frames, when rx only.
When data frame is 8 bit, CTRLR1 is len-1.
When data frame is 16 bit, CTRLR1 is (len/2)-1.

Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
drivers/spi/spi-rockchip.c diff | blob | blame | history