projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 568d9a8) | patch
drm/i915: Use documented PLL timing limits for G4X platform
authorMa Ling <ling.ma@intel.com>
Wed, 18 Mar 2009 12:13:23 +0000 (20:13 +0800)
committerEric Anholt <eric@anholt.net>
Fri, 27 Mar 2009 21:45:11 +0000 (14:45 -0700)
commit044c7c415a68077b7c444c753aa03a35149e881a
treec8da161ad9f396773d05028b9e63e0faa62d701btree | snapshot (tar.gz zip)
parent568d9a8f6d4bf81e0672c74573dc02981d31e3eacommit | diff
drm/i915: Use documented PLL timing limits for G4X platform

The values come from the internal reference spreadsheet on PLL
timing limits for the G4X chipsets.

Part of fixing fd.o bug #17508

Signed-off-by: Ma Ling <ling.ma@intel.com>
[anholt: Cleaned up some whitespace]
Signed-off-by: Eric Anholt <eric@anholt.net>
drivers/gpu/drm/i915/intel_display.c diff | blob | blame | history