projects / GitHub / MotorolaMobilityLLC / kernel-slsi.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Pull platform-drivers into test branch
[GitHub/MotorolaMobilityLLC/kernel-slsi.git] / drivers / video / riva / fbdev.c
1 /*
2 * linux/drivers/video/riva/fbdev.c - nVidia RIVA 128/TNT/TNT2 fb driver
3 *
4 * Maintained by Ani Joshi <ajoshi@shell.unixbox.com>
5 *
6 * Copyright 1999-2000 Jeff Garzik
7 *
8 * Contributors:
9 *
10 * Ani Joshi: Lots of debugging and cleanup work, really helped
11 * get the driver going
12 *
13 * Ferenc Bakonyi: Bug fixes, cleanup, modularization
14 *
15 * Jindrich Makovicka: Accel code help, hw cursor, mtrr
16 *
17 * Paul Richards: Bug fixes, updates
18 *
19 * Initial template from skeletonfb.c, created 28 Dec 1997 by Geert Uytterhoeven
20 * Includes riva_hw.c from nVidia, see copyright below.
21 * KGI code provided the basis for state storage, init, and mode switching.
22 *
23 * This file is subject to the terms and conditions of the GNU General Public
24 * License. See the file COPYING in the main directory of this archive
25 * for more details.
26 *
27 * Known bugs and issues:
28 * restoring text mode fails
29 * doublescan modes are broken
30 */
31
32 #include <linux/module.h>
33 #include <linux/kernel.h>
34 #include <linux/errno.h>
35 #include <linux/string.h>
36 #include <linux/mm.h>
37 #include <linux/slab.h>
38 #include <linux/delay.h>
39 #include <linux/fb.h>
40 #include <linux/init.h>
41 #include <linux/pci.h>
42 #include <linux/backlight.h>
43 #include <linux/bitrev.h>
44 #ifdef CONFIG_MTRR
45 #include <asm/mtrr.h>
46 #endif
47 #ifdef CONFIG_PPC_OF
48 #include <asm/prom.h>
49 #include <asm/pci-bridge.h>
50 #endif
51 #ifdef CONFIG_PMAC_BACKLIGHT
52 #include <asm/machdep.h>
53 #include <asm/backlight.h>
54 #endif
55
56 #include "rivafb.h"
57 #include "nvreg.h"
58
59 #ifndef CONFIG_PCI /* sanity check */
60 #error This driver requires PCI support.
61 #endif
62
63 /* version number of this driver */
64 #define RIVAFB_VERSION "0.9.5b"
65
66 /* ------------------------------------------------------------------------- *
67 *
68 * various helpful macros and constants
69 *
70 * ------------------------------------------------------------------------- */
71 #ifdef CONFIG_FB_RIVA_DEBUG
72 #define NVTRACE printk
73 #else
74 #define NVTRACE if(0) printk
75 #endif
76
77 #define NVTRACE_ENTER(...) NVTRACE("%s START\n", __FUNCTION__)
78 #define NVTRACE_LEAVE(...) NVTRACE("%s END\n", __FUNCTION__)
79
80 #ifdef CONFIG_FB_RIVA_DEBUG
81 #define assert(expr) \
82 if(!(expr)) { \
83 printk( "Assertion failed! %s,%s,%s,line=%d\n",\
84 #expr,__FILE__,__FUNCTION__,__LINE__); \
85 BUG(); \
86 }
87 #else
88 #define assert(expr)
89 #endif
90
91 #define PFX "rivafb: "
92
93 /* macro that allows you to set overflow bits */
94 #define SetBitField(value,from,to) SetBF(to,GetBF(value,from))
95 #define SetBit(n) (1<<(n))
96 #define Set8Bits(value) ((value)&0xff)
97
98 /* HW cursor parameters */
99 #define MAX_CURS 32
100
101 /* ------------------------------------------------------------------------- *
102 *
103 * prototypes
104 *
105 * ------------------------------------------------------------------------- */
106
107 static int rivafb_blank(int blank, struct fb_info *info);
108
109 /* ------------------------------------------------------------------------- *
110 *
111 * card identification
112 *
113 * ------------------------------------------------------------------------- */
114
115 static struct pci_device_id rivafb_pci_tbl[] = {
116 { PCI_VENDOR_ID_NVIDIA_SGS, PCI_DEVICE_ID_NVIDIA_SGS_RIVA128,
117 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
118 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_TNT,
119 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
120 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_TNT2,
121 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
122 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_UTNT2,
123 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
124 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_VTNT2,
125 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
126 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_UVTNT2,
127 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
128 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_ITNT2,
129 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
130 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE_SDR,
131 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
132 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE_DDR,
133 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
134 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_QUADRO,
135 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
136 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE2_MX,
137 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
138 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE2_MX2,
139 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
140 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE2_GO,
141 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
142 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_QUADRO2_MXR,
143 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
144 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE2_GTS,
145 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
146 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE2_GTS2,
147 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
148 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE2_ULTRA,
149 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
150 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_QUADRO2_PRO,
151 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
152 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE4_MX_460,
153 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
154 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE4_MX_440,
155 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
156 // NF2/IGP version, GeForce 4 MX, NV18
157 { PCI_VENDOR_ID_NVIDIA, 0x01f0,
158 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
159 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE4_MX_420,
160 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
161 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE4_440_GO,
162 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
163 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE4_420_GO,
164 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
165 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE4_420_GO_M32,
166 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
167 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_QUADRO4_500XGL,
168 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
169 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE4_440_GO_M64,
170 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
171 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_QUADRO4_200,
172 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
173 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_QUADRO4_550XGL,
174 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
175 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_QUADRO4_500_GOGL,
176 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
177 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_IGEFORCE2,
178 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
179 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE3,
180 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
181 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE3_1,
182 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
183 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE3_2,
184 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
185 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_QUADRO_DDC,
186 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
187 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE4_TI_4600,
188 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
189 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE4_TI_4400,
190 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
191 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE4_TI_4200,
192 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
193 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_QUADRO4_900XGL,
194 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
195 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_QUADRO4_750XGL,
196 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
197 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_QUADRO4_700XGL,
198 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
199 { PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_GO_5200,
200 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
201 { 0, } /* terminate list */
202 };
203 MODULE_DEVICE_TABLE(pci, rivafb_pci_tbl);
204
205 /* ------------------------------------------------------------------------- *
206 *
207 * global variables
208 *
209 * ------------------------------------------------------------------------- */
210
211 /* command line data, set in rivafb_setup() */
212 static int flatpanel __devinitdata = -1; /* Autodetect later */
213 static int forceCRTC __devinitdata = -1;
214 static int noaccel __devinitdata = 0;
215 #ifdef CONFIG_MTRR
216 static int nomtrr __devinitdata = 0;
217 #endif
218
219 static char *mode_option __devinitdata = NULL;
220 static int strictmode = 0;
221
222 static struct fb_fix_screeninfo __devinitdata rivafb_fix = {
223 .type = FB_TYPE_PACKED_PIXELS,
224 .xpanstep = 1,
225 .ypanstep = 1,
226 };
227
228 static struct fb_var_screeninfo __devinitdata rivafb_default_var = {
229 .xres = 640,
230 .yres = 480,
231 .xres_virtual = 640,
232 .yres_virtual = 480,
233 .bits_per_pixel = 8,
234 .red = {0, 8, 0},
235 .green = {0, 8, 0},
236 .blue = {0, 8, 0},
237 .transp = {0, 0, 0},
238 .activate = FB_ACTIVATE_NOW,
239 .height = -1,
240 .width = -1,
241 .pixclock = 39721,
242 .left_margin = 40,
243 .right_margin = 24,
244 .upper_margin = 32,
245 .lower_margin = 11,
246 .hsync_len = 96,
247 .vsync_len = 2,
248 .vmode = FB_VMODE_NONINTERLACED
249 };
250
251 /* from GGI */
252 static const struct riva_regs reg_template = {
253 {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, /* ATTR */
254 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F,
255 0x41, 0x01, 0x0F, 0x00, 0x00},
256 {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* CRT */
257 0x00, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00,
258 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xE3, /* 0x10 */
259 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
260 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* 0x20 */
261 0x40, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
262 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* 0x30 */
263 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
264 0x00, /* 0x40 */
265 },
266 {0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 0x05, 0x0F, /* GRA */
267 0xFF},
268 {0x03, 0x01, 0x0F, 0x00, 0x0E}, /* SEQ */
269 0xEB /* MISC */
270 };
271
272 /*
273 * Backlight control
274 */
275 #ifdef CONFIG_FB_RIVA_BACKLIGHT
276 /* We do not have any information about which values are allowed, thus
277 * we used safe values.
278 */
279 #define MIN_LEVEL 0x158
280 #define MAX_LEVEL 0x534
281 #define LEVEL_STEP ((MAX_LEVEL - MIN_LEVEL) / FB_BACKLIGHT_MAX)
282
283 static struct backlight_properties riva_bl_data;
284
285 /* Call with fb_info->bl_mutex held */
286 static int riva_bl_get_level_brightness(struct riva_par *par,
287 int level)
288 {
289 struct fb_info *info = pci_get_drvdata(par->pdev);
290 int nlevel;
291
292 /* Get and convert the value */
293 nlevel = MIN_LEVEL + info->bl_curve[level] * LEVEL_STEP;
294
295 if (nlevel < 0)
296 nlevel = 0;
297 else if (nlevel < MIN_LEVEL)
298 nlevel = MIN_LEVEL;
299 else if (nlevel > MAX_LEVEL)
300 nlevel = MAX_LEVEL;
301
302 return nlevel;
303 }
304
305 /* Call with fb_info->bl_mutex held */
306 static int __riva_bl_update_status(struct backlight_device *bd)
307 {
308 struct riva_par *par = class_get_devdata(&bd->class_dev);
309 U032 tmp_pcrt, tmp_pmc;
310 int level;
311
312 if (bd->props->power != FB_BLANK_UNBLANK ||
313 bd->props->fb_blank != FB_BLANK_UNBLANK)
314 level = 0;
315 else
316 level = bd->props->brightness;
317
318 tmp_pmc = par->riva.PMC[0x10F0/4] & 0x0000FFFF;
319 tmp_pcrt = par->riva.PCRTC0[0x081C/4] & 0xFFFFFFFC;
320 if(level > 0) {
321 tmp_pcrt |= 0x1;
322 tmp_pmc |= (1 << 31); /* backlight bit */
323 tmp_pmc |= riva_bl_get_level_brightness(par, level) << 16; /* level */
324 }
325 par->riva.PCRTC0[0x081C/4] = tmp_pcrt;
326 par->riva.PMC[0x10F0/4] = tmp_pmc;
327
328 return 0;
329 }
330
331 static int riva_bl_update_status(struct backlight_device *bd)
332 {
333 struct riva_par *par = class_get_devdata(&bd->class_dev);
334 struct fb_info *info = pci_get_drvdata(par->pdev);
335 int ret;
336
337 mutex_lock(&info->bl_mutex);
338 ret = __riva_bl_update_status(bd);
339 mutex_unlock(&info->bl_mutex);
340
341 return ret;
342 }
343
344 static int riva_bl_get_brightness(struct backlight_device *bd)
345 {
346 return bd->props->brightness;
347 }
348
349 static struct backlight_properties riva_bl_data = {
350 .owner = THIS_MODULE,
351 .get_brightness = riva_bl_get_brightness,
352 .update_status = riva_bl_update_status,
353 .max_brightness = (FB_BACKLIGHT_LEVELS - 1),
354 };
355
356 static void riva_bl_set_power(struct fb_info *info, int power)
357 {
358 mutex_lock(&info->bl_mutex);
359
360 if (info->bl_dev) {
361 down(&info->bl_dev->sem);
362 info->bl_dev->props->power = power;
363 __riva_bl_update_status(info->bl_dev);
364 up(&info->bl_dev->sem);
365 }
366
367 mutex_unlock(&info->bl_mutex);
368 }
369
370 static void riva_bl_init(struct riva_par *par)
371 {
372 struct fb_info *info = pci_get_drvdata(par->pdev);
373 struct backlight_device *bd;
374 char name[12];
375
376 if (!par->FlatPanel)
377 return;
378
379 #ifdef CONFIG_PMAC_BACKLIGHT
380 if (!machine_is(powermac) ||
381 !pmac_has_backlight_type("mnca"))
382 return;
383 #endif
384
385 snprintf(name, sizeof(name), "rivabl%d", info->node);
386
387 bd = backlight_device_register(name, info->dev, par, &riva_bl_data);
388 if (IS_ERR(bd)) {
389 info->bl_dev = NULL;
390 printk(KERN_WARNING "riva: Backlight registration failed\n");
391 goto error;
392 }
393
394 mutex_lock(&info->bl_mutex);
395 info->bl_dev = bd;
396 fb_bl_default_curve(info, 0,
397 MIN_LEVEL * FB_BACKLIGHT_MAX / MAX_LEVEL,
398 FB_BACKLIGHT_MAX);
399 mutex_unlock(&info->bl_mutex);
400
401 down(&bd->sem);
402 bd->props->brightness = riva_bl_data.max_brightness;
403 bd->props->power = FB_BLANK_UNBLANK;
404 bd->props->update_status(bd);
405 up(&bd->sem);
406
407 #ifdef CONFIG_PMAC_BACKLIGHT
408 mutex_lock(&pmac_backlight_mutex);
409 if (!pmac_backlight)
410 pmac_backlight = bd;
411 mutex_unlock(&pmac_backlight_mutex);
412 #endif
413
414 printk("riva: Backlight initialized (%s)\n", name);
415
416 return;
417
418 error:
419 return;
420 }
421
422 static void riva_bl_exit(struct riva_par *par)
423 {
424 struct fb_info *info = pci_get_drvdata(par->pdev);
425
426 #ifdef CONFIG_PMAC_BACKLIGHT
427 mutex_lock(&pmac_backlight_mutex);
428 #endif
429
430 mutex_lock(&info->bl_mutex);
431 if (info->bl_dev) {
432 #ifdef CONFIG_PMAC_BACKLIGHT
433 if (pmac_backlight == info->bl_dev)
434 pmac_backlight = NULL;
435 #endif
436
437 backlight_device_unregister(info->bl_dev);
438
439 printk("riva: Backlight unloaded\n");
440 }
441 mutex_unlock(&info->bl_mutex);
442
443 #ifdef CONFIG_PMAC_BACKLIGHT
444 mutex_unlock(&pmac_backlight_mutex);
445 #endif
446 }
447 #else
448 static inline void riva_bl_init(struct riva_par *par) {}
449 static inline void riva_bl_exit(struct riva_par *par) {}
450 static inline void riva_bl_set_power(struct fb_info *info, int power) {}
451 #endif /* CONFIG_FB_RIVA_BACKLIGHT */
452
453 /* ------------------------------------------------------------------------- *
454 *
455 * MMIO access macros
456 *
457 * ------------------------------------------------------------------------- */
458
459 static inline void CRTCout(struct riva_par *par, unsigned char index,
460 unsigned char val)
461 {
462 VGA_WR08(par->riva.PCIO, 0x3d4, index);
463 VGA_WR08(par->riva.PCIO, 0x3d5, val);
464 }
465
466 static inline unsigned char CRTCin(struct riva_par *par,
467 unsigned char index)
468 {
469 VGA_WR08(par->riva.PCIO, 0x3d4, index);
470 return (VGA_RD08(par->riva.PCIO, 0x3d5));
471 }
472
473 static inline void GRAout(struct riva_par *par, unsigned char index,
474 unsigned char val)
475 {
476 VGA_WR08(par->riva.PVIO, 0x3ce, index);
477 VGA_WR08(par->riva.PVIO, 0x3cf, val);
478 }
479
480 static inline unsigned char GRAin(struct riva_par *par,
481 unsigned char index)
482 {
483 VGA_WR08(par->riva.PVIO, 0x3ce, index);
484 return (VGA_RD08(par->riva.PVIO, 0x3cf));
485 }
486
487 static inline void SEQout(struct riva_par *par, unsigned char index,
488 unsigned char val)
489 {
490 VGA_WR08(par->riva.PVIO, 0x3c4, index);
491 VGA_WR08(par->riva.PVIO, 0x3c5, val);
492 }
493
494 static inline unsigned char SEQin(struct riva_par *par,
495 unsigned char index)
496 {
497 VGA_WR08(par->riva.PVIO, 0x3c4, index);
498 return (VGA_RD08(par->riva.PVIO, 0x3c5));
499 }
500
501 static inline void ATTRout(struct riva_par *par, unsigned char index,
502 unsigned char val)
503 {
504 VGA_WR08(par->riva.PCIO, 0x3c0, index);
505 VGA_WR08(par->riva.PCIO, 0x3c0, val);
506 }
507
508 static inline unsigned char ATTRin(struct riva_par *par,
509 unsigned char index)
510 {
511 VGA_WR08(par->riva.PCIO, 0x3c0, index);
512 return (VGA_RD08(par->riva.PCIO, 0x3c1));
513 }
514
515 static inline void MISCout(struct riva_par *par, unsigned char val)
516 {
517 VGA_WR08(par->riva.PVIO, 0x3c2, val);
518 }
519
520 static inline unsigned char MISCin(struct riva_par *par)
521 {
522 return (VGA_RD08(par->riva.PVIO, 0x3cc));
523 }
524
525 static inline void reverse_order(u32 *l)
526 {
527 u8 *a = (u8 *)l;
528 a[0] = bitrev8(a[0]);
529 a[1] = bitrev8(a[1]);
530 a[2] = bitrev8(a[2]);
531 a[3] = bitrev8(a[3]);
532 }
533
534 /* ------------------------------------------------------------------------- *
535 *
536 * cursor stuff
537 *
538 * ------------------------------------------------------------------------- */
539
540 /**
541 * rivafb_load_cursor_image - load cursor image to hardware
542 * @data: address to monochrome bitmap (1 = foreground color, 0 = background)
543 * @par: pointer to private data
544 * @w: width of cursor image in pixels
545 * @h: height of cursor image in scanlines
546 * @bg: background color (ARGB1555) - alpha bit determines opacity
547 * @fg: foreground color (ARGB1555)
548 *
549 * DESCRIPTiON:
550 * Loads cursor image based on a monochrome source and mask bitmap. The
551 * image bits determines the color of the pixel, 0 for background, 1 for
552 * foreground. Only the affected region (as determined by @w and @h
553 * parameters) will be updated.
554 *
555 * CALLED FROM:
556 * rivafb_cursor()
557 */
558 static void rivafb_load_cursor_image(struct riva_par *par, u8 *data8,
559 u16 bg, u16 fg, u32 w, u32 h)
560 {
561 int i, j, k = 0;
562 u32 b, tmp;
563 u32 *data = (u32 *)data8;
564 bg = le16_to_cpu(bg);
565 fg = le16_to_cpu(fg);
566
567 w = (w + 1) & ~1;
568
569 for (i = 0; i < h; i++) {
570 b = *data++;
571 reverse_order(&b);
572
573 for (j = 0; j < w/2; j++) {
574 tmp = 0;
575 #if defined (__BIG_ENDIAN)
576 tmp = (b & (1 << 31)) ? fg << 16 : bg << 16;
577 b <<= 1;
578 tmp |= (b & (1 << 31)) ? fg : bg;
579 b <<= 1;
580 #else
581 tmp = (b & 1) ? fg : bg;
582 b >>= 1;
583 tmp |= (b & 1) ? fg << 16 : bg << 16;
584 b >>= 1;
585 #endif
586 writel(tmp, &par->riva.CURSOR[k++]);
587 }
588 k += (MAX_CURS - w)/2;
589 }
590 }
591
592 /* ------------------------------------------------------------------------- *
593 *
594 * general utility functions
595 *
596 * ------------------------------------------------------------------------- */
597
598 /**
599 * riva_wclut - set CLUT entry
600 * @chip: pointer to RIVA_HW_INST object
601 * @regnum: register number
602 * @red: red component
603 * @green: green component
604 * @blue: blue component
605 *
606 * DESCRIPTION:
607 * Sets color register @regnum.
608 *
609 * CALLED FROM:
610 * rivafb_setcolreg()
611 */
612 static void riva_wclut(RIVA_HW_INST *chip,
613 unsigned char regnum, unsigned char red,
614 unsigned char green, unsigned char blue)
615 {
616 VGA_WR08(chip->PDIO, 0x3c8, regnum);
617 VGA_WR08(chip->PDIO, 0x3c9, red);
618 VGA_WR08(chip->PDIO, 0x3c9, green);
619 VGA_WR08(chip->PDIO, 0x3c9, blue);
620 }
621
622 /**
623 * riva_rclut - read fromCLUT register
624 * @chip: pointer to RIVA_HW_INST object
625 * @regnum: register number
626 * @red: red component
627 * @green: green component
628 * @blue: blue component
629 *
630 * DESCRIPTION:
631 * Reads red, green, and blue from color register @regnum.
632 *
633 * CALLED FROM:
634 * rivafb_setcolreg()
635 */
636 static void riva_rclut(RIVA_HW_INST *chip,
637 unsigned char regnum, unsigned char *red,
638 unsigned char *green, unsigned char *blue)
639 {
640
641 VGA_WR08(chip->PDIO, 0x3c7, regnum);
642 *red = VGA_RD08(chip->PDIO, 0x3c9);
643 *green = VGA_RD08(chip->PDIO, 0x3c9);
644 *blue = VGA_RD08(chip->PDIO, 0x3c9);
645 }
646
647 /**
648 * riva_save_state - saves current chip state
649 * @par: pointer to riva_par object containing info for current riva board
650 * @regs: pointer to riva_regs object
651 *
652 * DESCRIPTION:
653 * Saves current chip state to @regs.
654 *
655 * CALLED FROM:
656 * rivafb_probe()
657 */
658 /* from GGI */
659 static void riva_save_state(struct riva_par *par, struct riva_regs *regs)
660 {
661 int i;
662
663 NVTRACE_ENTER();
664 par->riva.LockUnlock(&par->riva, 0);
665
666 par->riva.UnloadStateExt(&par->riva, &regs->ext);
667
668 regs->misc_output = MISCin(par);
669
670 for (i = 0; i < NUM_CRT_REGS; i++)
671 regs->crtc[i] = CRTCin(par, i);
672
673 for (i = 0; i < NUM_ATC_REGS; i++)
674 regs->attr[i] = ATTRin(par, i);
675
676 for (i = 0; i < NUM_GRC_REGS; i++)
677 regs->gra[i] = GRAin(par, i);
678
679 for (i = 0; i < NUM_SEQ_REGS; i++)
680 regs->seq[i] = SEQin(par, i);
681 NVTRACE_LEAVE();
682 }
683
684 /**
685 * riva_load_state - loads current chip state
686 * @par: pointer to riva_par object containing info for current riva board
687 * @regs: pointer to riva_regs object
688 *
689 * DESCRIPTION:
690 * Loads chip state from @regs.
691 *
692 * CALLED FROM:
693 * riva_load_video_mode()
694 * rivafb_probe()
695 * rivafb_remove()
696 */
697 /* from GGI */
698 static void riva_load_state(struct riva_par *par, struct riva_regs *regs)
699 {
700 RIVA_HW_STATE *state = &regs->ext;
701 int i;
702
703 NVTRACE_ENTER();
704 CRTCout(par, 0x11, 0x00);
705
706 par->riva.LockUnlock(&par->riva, 0);
707
708 par->riva.LoadStateExt(&par->riva, state);
709
710 MISCout(par, regs->misc_output);
711
712 for (i = 0; i < NUM_CRT_REGS; i++) {
713 switch (i) {
714 case 0x19:
715 case 0x20 ... 0x40:
716 break;
717 default:
718 CRTCout(par, i, regs->crtc[i]);
719 }
720 }
721
722 for (i = 0; i < NUM_ATC_REGS; i++)
723 ATTRout(par, i, regs->attr[i]);
724
725 for (i = 0; i < NUM_GRC_REGS; i++)
726 GRAout(par, i, regs->gra[i]);
727
728 for (i = 0; i < NUM_SEQ_REGS; i++)
729 SEQout(par, i, regs->seq[i]);
730 NVTRACE_LEAVE();
731 }
732
733 /**
734 * riva_load_video_mode - calculate timings
735 * @info: pointer to fb_info object containing info for current riva board
736 *
737 * DESCRIPTION:
738 * Calculate some timings and then send em off to riva_load_state().
739 *
740 * CALLED FROM:
741 * rivafb_set_par()
742 */
743 static int riva_load_video_mode(struct fb_info *info)
744 {
745 int bpp, width, hDisplaySize, hDisplay, hStart,
746 hEnd, hTotal, height, vDisplay, vStart, vEnd, vTotal, dotClock;
747 int hBlankStart, hBlankEnd, vBlankStart, vBlankEnd;
748 int rc;
749 struct riva_par *par = info->par;
750 struct riva_regs newmode;
751
752 NVTRACE_ENTER();
753 /* time to calculate */
754 rivafb_blank(FB_BLANK_NORMAL, info);
755
756 bpp = info->var.bits_per_pixel;
757 if (bpp == 16 && info->var.green.length == 5)
758 bpp = 15;
759 width = info->var.xres_virtual;
760 hDisplaySize = info->var.xres;
761 hDisplay = (hDisplaySize / 8) - 1;
762 hStart = (hDisplaySize + info->var.right_margin) / 8 - 1;
763 hEnd = (hDisplaySize + info->var.right_margin +
764 info->var.hsync_len) / 8 - 1;
765 hTotal = (hDisplaySize + info->var.right_margin +
766 info->var.hsync_len + info->var.left_margin) / 8 - 5;
767 hBlankStart = hDisplay;
768 hBlankEnd = hTotal + 4;
769
770 height = info->var.yres_virtual;
771 vDisplay = info->var.yres - 1;
772 vStart = info->var.yres + info->var.lower_margin - 1;
773 vEnd = info->var.yres + info->var.lower_margin +
774 info->var.vsync_len - 1;
775 vTotal = info->var.yres + info->var.lower_margin +
776 info->var.vsync_len + info->var.upper_margin + 2;
777 vBlankStart = vDisplay;
778 vBlankEnd = vTotal + 1;
779 dotClock = 1000000000 / info->var.pixclock;
780
781 memcpy(&newmode, &reg_template, sizeof(struct riva_regs));
782
783 if ((info->var.vmode & FB_VMODE_MASK) == FB_VMODE_INTERLACED)
784 vTotal |= 1;
785
786 if (par->FlatPanel) {
787 vStart = vTotal - 3;
788 vEnd = vTotal - 2;
789 vBlankStart = vStart;
790 hStart = hTotal - 3;
791 hEnd = hTotal - 2;
792 hBlankEnd = hTotal + 4;
793 }
794
795 newmode.crtc[0x0] = Set8Bits (hTotal);
796 newmode.crtc[0x1] = Set8Bits (hDisplay);
797 newmode.crtc[0x2] = Set8Bits (hBlankStart);
798 newmode.crtc[0x3] = SetBitField (hBlankEnd, 4: 0, 4:0) | SetBit (7);
799 newmode.crtc[0x4] = Set8Bits (hStart);
800 newmode.crtc[0x5] = SetBitField (hBlankEnd, 5: 5, 7:7)
801 | SetBitField (hEnd, 4: 0, 4:0);
802 newmode.crtc[0x6] = SetBitField (vTotal, 7: 0, 7:0);
803 newmode.crtc[0x7] = SetBitField (vTotal, 8: 8, 0:0)
804 | SetBitField (vDisplay, 8: 8, 1:1)
805 | SetBitField (vStart, 8: 8, 2:2)
806 | SetBitField (vBlankStart, 8: 8, 3:3)
807 | SetBit (4)
808 | SetBitField (vTotal, 9: 9, 5:5)
809 | SetBitField (vDisplay, 9: 9, 6:6)
810 | SetBitField (vStart, 9: 9, 7:7);
811 newmode.crtc[0x9] = SetBitField (vBlankStart, 9: 9, 5:5)
812 | SetBit (6);
813 newmode.crtc[0x10] = Set8Bits (vStart);
814 newmode.crtc[0x11] = SetBitField (vEnd, 3: 0, 3:0)
815 | SetBit (5);
816 newmode.crtc[0x12] = Set8Bits (vDisplay);
817 newmode.crtc[0x13] = (width / 8) * ((bpp + 1) / 8);
818 newmode.crtc[0x15] = Set8Bits (vBlankStart);
819 newmode.crtc[0x16] = Set8Bits (vBlankEnd);
820
821 newmode.ext.screen = SetBitField(hBlankEnd,6:6,4:4)
822 | SetBitField(vBlankStart,10:10,3:3)
823 | SetBitField(vStart,10:10,2:2)
824 | SetBitField(vDisplay,10:10,1:1)
825 | SetBitField(vTotal,10:10,0:0);
826 newmode.ext.horiz = SetBitField(hTotal,8:8,0:0)
827 | SetBitField(hDisplay,8:8,1:1)
828 | SetBitField(hBlankStart,8:8,2:2)
829 | SetBitField(hStart,8:8,3:3);
830 newmode.ext.extra = SetBitField(vTotal,11:11,0:0)
831 | SetBitField(vDisplay,11:11,2:2)
832 | SetBitField(vStart,11:11,4:4)
833 | SetBitField(vBlankStart,11:11,6:6);
834
835 if ((info->var.vmode & FB_VMODE_MASK) == FB_VMODE_INTERLACED) {
836 int tmp = (hTotal >> 1) & ~1;
837 newmode.ext.interlace = Set8Bits(tmp);
838 newmode.ext.horiz |= SetBitField(tmp, 8:8,4:4);
839 } else
840 newmode.ext.interlace = 0xff; /* interlace off */
841
842 if (par->riva.Architecture >= NV_ARCH_10)
843 par->riva.CURSOR = (U032 __iomem *)(info->screen_base + par->riva.CursorStart);
844
845 if (info->var.sync & FB_SYNC_HOR_HIGH_ACT)
846 newmode.misc_output &= ~0x40;
847 else
848 newmode.misc_output |= 0x40;
849 if (info->var.sync & FB_SYNC_VERT_HIGH_ACT)
850 newmode.misc_output &= ~0x80;
851 else
852 newmode.misc_output |= 0x80;
853
854 rc = CalcStateExt(&par->riva, &newmode.ext, bpp, width,
855 hDisplaySize, height, dotClock);
856 if (rc)
857 goto out;
858
859 newmode.ext.scale = NV_RD32(par->riva.PRAMDAC, 0x00000848) &
860 0xfff000ff;
861 if (par->FlatPanel == 1) {
862 newmode.ext.pixel |= (1 << 7);
863 newmode.ext.scale |= (1 << 8);
864 }
865 if (par->SecondCRTC) {
866 newmode.ext.head = NV_RD32(par->riva.PCRTC0, 0x00000860) &
867 ~0x00001000;
868 newmode.ext.head2 = NV_RD32(par->riva.PCRTC0, 0x00002860) |
869 0x00001000;
870 newmode.ext.crtcOwner = 3;
871 newmode.ext.pllsel |= 0x20000800;
872 newmode.ext.vpll2 = newmode.ext.vpll;
873 } else if (par->riva.twoHeads) {
874 newmode.ext.head = NV_RD32(par->riva.PCRTC0, 0x00000860) |
875 0x00001000;
876 newmode.ext.head2 = NV_RD32(par->riva.PCRTC0, 0x00002860) &
877 ~0x00001000;
878 newmode.ext.crtcOwner = 0;
879 newmode.ext.vpll2 = NV_RD32(par->riva.PRAMDAC0, 0x00000520);
880 }
881 if (par->FlatPanel == 1) {
882 newmode.ext.pixel |= (1 << 7);
883 newmode.ext.scale |= (1 << 8);
884 }
885 newmode.ext.cursorConfig = 0x02000100;
886 par->current_state = newmode;
887 riva_load_state(par, &par->current_state);
888 par->riva.LockUnlock(&par->riva, 0); /* important for HW cursor */
889
890 out:
891 rivafb_blank(FB_BLANK_UNBLANK, info);
892 NVTRACE_LEAVE();
893
894 return rc;
895 }
896
897 static void riva_update_var(struct fb_var_screeninfo *var, struct fb_videomode *modedb)
898 {
899 NVTRACE_ENTER();
900 var->xres = var->xres_virtual = modedb->xres;
901 var->yres = modedb->yres;
902 if (var->yres_virtual < var->yres)
903 var->yres_virtual = var->yres;
904 var->xoffset = var->yoffset = 0;
905 var->pixclock = modedb->pixclock;
906 var->left_margin = modedb->left_margin;
907 var->right_margin = modedb->right_margin;
908 var->upper_margin = modedb->upper_margin;
909 var->lower_margin = modedb->lower_margin;
910 var->hsync_len = modedb->hsync_len;
911 var->vsync_len = modedb->vsync_len;
912 var->sync = modedb->sync;
913 var->vmode = modedb->vmode;
914 NVTRACE_LEAVE();
915 }
916
917 /**
918 * rivafb_do_maximize -
919 * @info: pointer to fb_info object containing info for current riva board
920 * @var:
921 * @nom:
922 * @den:
923 *
924 * DESCRIPTION:
925 * .
926 *
927 * RETURNS:
928 * -EINVAL on failure, 0 on success
929 *
930 *
931 * CALLED FROM:
932 * rivafb_check_var()
933 */
934 static int rivafb_do_maximize(struct fb_info *info,
935 struct fb_var_screeninfo *var,
936 int nom, int den)
937 {
938 static struct {
939 int xres, yres;
940 } modes[] = {
941 {1600, 1280},
942 {1280, 1024},
943 {1024, 768},
944 {800, 600},
945 {640, 480},
946 {-1, -1}
947 };
948 int i;
949
950 NVTRACE_ENTER();
951 /* use highest possible virtual resolution */
952 if (var->xres_virtual == -1 && var->yres_virtual == -1) {
953 printk(KERN_WARNING PFX
954 "using maximum available virtual resolution\n");
955 for (i = 0; modes[i].xres != -1; i++) {
956 if (modes[i].xres * nom / den * modes[i].yres <
957 info->fix.smem_len)
958 break;
959 }
960 if (modes[i].xres == -1) {
961 printk(KERN_ERR PFX
962 "could not find a virtual resolution that fits into video memory!!\n");
963 NVTRACE("EXIT - EINVAL error\n");
964 return -EINVAL;
965 }
966 var->xres_virtual = modes[i].xres;
967 var->yres_virtual = modes[i].yres;
968
969 printk(KERN_INFO PFX
970 "virtual resolution set to maximum of %dx%d\n",
971 var->xres_virtual, var->yres_virtual);
972 } else if (var->xres_virtual == -1) {
973 var->xres_virtual = (info->fix.smem_len * den /
974 (nom * var->yres_virtual)) & ~15;
975 printk(KERN_WARNING PFX
976 "setting virtual X resolution to %d\n", var->xres_virtual);
977 } else if (var->yres_virtual == -1) {
978 var->xres_virtual = (var->xres_virtual + 15) & ~15;
979 var->yres_virtual = info->fix.smem_len * den /
980 (nom * var->xres_virtual);
981 printk(KERN_WARNING PFX
982 "setting virtual Y resolution to %d\n", var->yres_virtual);
983 } else {
984 var->xres_virtual = (var->xres_virtual + 15) & ~15;
985 if (var->xres_virtual * nom / den * var->yres_virtual > info->fix.smem_len) {
986 printk(KERN_ERR PFX
987 "mode %dx%dx%d rejected...resolution too high to fit into video memory!\n",
988 var->xres, var->yres, var->bits_per_pixel);
989 NVTRACE("EXIT - EINVAL error\n");
990 return -EINVAL;
991 }
992 }
993
994 if (var->xres_virtual * nom / den >= 8192) {
995 printk(KERN_WARNING PFX
996 "virtual X resolution (%d) is too high, lowering to %d\n",
997 var->xres_virtual, 8192 * den / nom - 16);
998 var->xres_virtual = 8192 * den / nom - 16;
999 }
1000
1001 if (var->xres_virtual < var->xres) {
1002 printk(KERN_ERR PFX
1003 "virtual X resolution (%d) is smaller than real\n", var->xres_virtual);
1004 return -EINVAL;
1005 }
1006
1007 if (var->yres_virtual < var->yres) {
1008 printk(KERN_ERR PFX
1009 "virtual Y resolution (%d) is smaller than real\n", var->yres_virtual);
1010 return -EINVAL;
1011 }
1012 if (var->yres_virtual > 0x7fff/nom)
1013 var->yres_virtual = 0x7fff/nom;
1014 if (var->xres_virtual > 0x7fff/nom)
1015 var->xres_virtual = 0x7fff/nom;
1016 NVTRACE_LEAVE();
1017 return 0;
1018 }
1019
1020 static void
1021 riva_set_pattern(struct riva_par *par, int clr0, int clr1, int pat0, int pat1)
1022 {
1023 RIVA_FIFO_FREE(par->riva, Patt, 4);
1024 NV_WR32(&par->riva.Patt->Color0, 0, clr0);
1025 NV_WR32(&par->riva.Patt->Color1, 0, clr1);
1026 NV_WR32(par->riva.Patt->Monochrome, 0, pat0);
1027 NV_WR32(par->riva.Patt->Monochrome, 4, pat1);
1028 }
1029
1030 /* acceleration routines */
1031 static inline void wait_for_idle(struct riva_par *par)
1032 {
1033 while (par->riva.Busy(&par->riva));
1034 }
1035
1036 /*
1037 * Set ROP. Translate X rop into ROP3. Internal routine.
1038 */
1039 static void
1040 riva_set_rop_solid(struct riva_par *par, int rop)
1041 {
1042 riva_set_pattern(par, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF);
1043 RIVA_FIFO_FREE(par->riva, Rop, 1);
1044 NV_WR32(&par->riva.Rop->Rop3, 0, rop);
1045
1046 }
1047
1048 static void riva_setup_accel(struct fb_info *info)
1049 {
1050 struct riva_par *par = info->par;
1051
1052 RIVA_FIFO_FREE(par->riva, Clip, 2);
1053 NV_WR32(&par->riva.Clip->TopLeft, 0, 0x0);
1054 NV_WR32(&par->riva.Clip->WidthHeight, 0,
1055 (info->var.xres_virtual & 0xffff) |
1056 (info->var.yres_virtual << 16));
1057 riva_set_rop_solid(par, 0xcc);
1058 wait_for_idle(par);
1059 }
1060
1061 /**
1062 * riva_get_cmap_len - query current color map length
1063 * @var: standard kernel fb changeable data
1064 *
1065 * DESCRIPTION:
1066 * Get current color map length.
1067 *
1068 * RETURNS:
1069 * Length of color map
1070 *
1071 * CALLED FROM:
1072 * rivafb_setcolreg()
1073 */
1074 static int riva_get_cmap_len(const struct fb_var_screeninfo *var)
1075 {
1076 int rc = 256; /* reasonable default */
1077
1078 switch (var->green.length) {
1079 case 8:
1080 rc = 256; /* 256 entries (2^8), 8 bpp and RGB8888 */
1081 break;
1082 case 5:
1083 rc = 32; /* 32 entries (2^5), 16 bpp, RGB555 */
1084 break;
1085 case 6:
1086 rc = 64; /* 64 entries (2^6), 16 bpp, RGB565 */
1087 break;
1088 default:
1089 /* should not occur */
1090 break;
1091 }
1092 return rc;
1093 }
1094
1095 /* ------------------------------------------------------------------------- *
1096 *
1097 * framebuffer operations
1098 *
1099 * ------------------------------------------------------------------------- */
1100
1101 static int rivafb_open(struct fb_info *info, int user)
1102 {
1103 struct riva_par *par = info->par;
1104 int cnt = atomic_read(&par->ref_count);
1105
1106 NVTRACE_ENTER();
1107 if (!cnt) {
1108 #ifdef CONFIG_X86
1109 memset(&par->state, 0, sizeof(struct vgastate));
1110 par->state.flags = VGA_SAVE_MODE | VGA_SAVE_FONTS;
1111 /* save the DAC for Riva128 */
1112 if (par->riva.Architecture == NV_ARCH_03)
1113 par->state.flags |= VGA_SAVE_CMAP;
1114 save_vga(&par->state);
1115 #endif
1116 /* vgaHWunlock() + riva unlock (0x7F) */
1117 CRTCout(par, 0x11, 0xFF);
1118 par->riva.LockUnlock(&par->riva, 0);
1119
1120 riva_save_state(par, &par->initial_state);
1121 }
1122 atomic_inc(&par->ref_count);
1123 NVTRACE_LEAVE();
1124 return 0;
1125 }
1126
1127 static int rivafb_release(struct fb_info *info, int user)
1128 {
1129 struct riva_par *par = info->par;
1130 int cnt = atomic_read(&par->ref_count);
1131
1132 NVTRACE_ENTER();
1133 if (!cnt)
1134 return -EINVAL;
1135 if (cnt == 1) {
1136 par->riva.LockUnlock(&par->riva, 0);
1137 par->riva.LoadStateExt(&par->riva, &par->initial_state.ext);
1138 riva_load_state(par, &par->initial_state);
1139 #ifdef CONFIG_X86
1140 restore_vga(&par->state);
1141 #endif
1142 par->riva.LockUnlock(&par->riva, 1);
1143 }
1144 atomic_dec(&par->ref_count);
1145 NVTRACE_LEAVE();
1146 return 0;
1147 }
1148
1149 static int rivafb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)
1150 {
1151 struct fb_videomode *mode;
1152 struct riva_par *par = info->par;
1153 int nom, den; /* translating from pixels->bytes */
1154 int mode_valid = 0;
1155
1156 NVTRACE_ENTER();
1157 switch (var->bits_per_pixel) {
1158 case 1 ... 8:
1159 var->red.offset = var->green.offset = var->blue.offset = 0;
1160 var->red.length = var->green.length = var->blue.length = 8;
1161 var->bits_per_pixel = 8;
1162 nom = den = 1;
1163 break;
1164 case 9 ... 15:
1165 var->green.length = 5;
1166 /* fall through */
1167 case 16:
1168 var->bits_per_pixel = 16;
1169 /* The Riva128 supports RGB555 only */
1170 if (par->riva.Architecture == NV_ARCH_03)
1171 var->green.length = 5;
1172 if (var->green.length == 5) {
1173 /* 0rrrrrgg gggbbbbb */
1174 var->red.offset = 10;
1175 var->green.offset = 5;
1176 var->blue.offset = 0;
1177 var->red.length = 5;
1178 var->green.length = 5;
1179 var->blue.length = 5;
1180 } else {
1181 /* rrrrrggg gggbbbbb */
1182 var->red.offset = 11;
1183 var->green.offset = 5;
1184 var->blue.offset = 0;
1185 var->red.length = 5;
1186 var->green.length = 6;
1187 var->blue.length = 5;
1188 }
1189 nom = 2;
1190 den = 1;
1191 break;
1192 case 17 ... 32:
1193 var->red.length = var->green.length = var->blue.length = 8;
1194 var->bits_per_pixel = 32;
1195 var->red.offset = 16;
1196 var->green.offset = 8;
1197 var->blue.offset = 0;
1198 nom = 4;
1199 den = 1;
1200 break;
1201 default:
1202 printk(KERN_ERR PFX
1203 "mode %dx%dx%d rejected...color depth not supported.\n",
1204 var->xres, var->yres, var->bits_per_pixel);
1205 NVTRACE("EXIT, returning -EINVAL\n");
1206 return -EINVAL;
1207 }
1208
1209 if (!strictmode) {
1210 if (!info->monspecs.vfmax || !info->monspecs.hfmax ||
1211 !info->monspecs.dclkmax || !fb_validate_mode(var, info))
1212 mode_valid = 1;
1213 }
1214
1215 /* calculate modeline if supported by monitor */
1216 if (!mode_valid && info->monspecs.gtf) {
1217 if (!fb_get_mode(FB_MAXTIMINGS, 0, var, info))
1218 mode_valid = 1;
1219 }
1220
1221 if (!mode_valid) {
1222 mode = fb_find_best_mode(var, &info->modelist);
1223 if (mode) {
1224 riva_update_var(var, mode);
1225 mode_valid = 1;
1226 }
1227 }
1228
1229 if (!mode_valid && info->monspecs.modedb_len)
1230 return -EINVAL;
1231
1232 if (var->xres_virtual < var->xres)
1233 var->xres_virtual = var->xres;
1234 if (var->yres_virtual <= var->yres)
1235 var->yres_virtual = -1;
1236 if (rivafb_do_maximize(info, var, nom, den) < 0)
1237 return -EINVAL;
1238
1239 if (var->xoffset < 0)
1240 var->xoffset = 0;
1241 if (var->yoffset < 0)
1242 var->yoffset = 0;
1243
1244 /* truncate xoffset and yoffset to maximum if too high */
1245 if (var->xoffset > var->xres_virtual - var->xres)
1246 var->xoffset = var->xres_virtual - var->xres - 1;
1247
1248 if (var->yoffset > var->yres_virtual - var->yres)
1249 var->yoffset = var->yres_virtual - var->yres - 1;
1250
1251 var->red.msb_right =
1252 var->green.msb_right =
1253 var->blue.msb_right =
1254 var->transp.offset = var->transp.length = var->transp.msb_right = 0;
1255 NVTRACE_LEAVE();
1256 return 0;
1257 }
1258
1259 static int rivafb_set_par(struct fb_info *info)
1260 {
1261 struct riva_par *par = info->par;
1262 int rc = 0;
1263
1264 NVTRACE_ENTER();
1265 /* vgaHWunlock() + riva unlock (0x7F) */
1266 CRTCout(par, 0x11, 0xFF);
1267 par->riva.LockUnlock(&par->riva, 0);
1268 rc = riva_load_video_mode(info);
1269 if (rc)
1270 goto out;
1271 if(!(info->flags & FBINFO_HWACCEL_DISABLED))
1272 riva_setup_accel(info);
1273
1274 par->cursor_reset = 1;
1275 info->fix.line_length = (info->var.xres_virtual * (info->var.bits_per_pixel >> 3));
1276 info->fix.visual = (info->var.bits_per_pixel == 8) ?
1277 FB_VISUAL_PSEUDOCOLOR : FB_VISUAL_DIRECTCOLOR;
1278
1279 if (info->flags & FBINFO_HWACCEL_DISABLED)
1280 info->pixmap.scan_align = 1;
1281 else
1282 info->pixmap.scan_align = 4;
1283
1284 out:
1285 NVTRACE_LEAVE();
1286 return rc;
1287 }
1288
1289 /**
1290 * rivafb_pan_display
1291 * @var: standard kernel fb changeable data
1292 * @con: TODO
1293 * @info: pointer to fb_info object containing info for current riva board
1294 *
1295 * DESCRIPTION:
1296 * Pan (or wrap, depending on the `vmode' field) the display using the
1297 * `xoffset' and `yoffset' fields of the `var' structure.
1298 * If the values don't fit, return -EINVAL.
1299 *
1300 * This call looks only at xoffset, yoffset and the FB_VMODE_YWRAP flag
1301 */
1302 static int rivafb_pan_display(struct fb_var_screeninfo *var,
1303 struct fb_info *info)
1304 {
1305 struct riva_par *par = info->par;
1306 unsigned int base;
1307
1308 NVTRACE_ENTER();
1309 base = var->yoffset * info->fix.line_length + var->xoffset;
1310 par->riva.SetStartAddress(&par->riva, base);
1311 NVTRACE_LEAVE();
1312 return 0;
1313 }
1314
1315 static int rivafb_blank(int blank, struct fb_info *info)
1316 {
1317 struct riva_par *par= info->par;
1318 unsigned char tmp, vesa;
1319
1320 tmp = SEQin(par, 0x01) & ~0x20; /* screen on/off */
1321 vesa = CRTCin(par, 0x1a) & ~0xc0; /* sync on/off */
1322
1323 NVTRACE_ENTER();
1324
1325 if (blank)
1326 tmp |= 0x20;
1327
1328 switch (blank) {
1329 case FB_BLANK_UNBLANK:
1330 case FB_BLANK_NORMAL:
1331 break;
1332 case FB_BLANK_VSYNC_SUSPEND:
1333 vesa |= 0x80;
1334 break;
1335 case FB_BLANK_HSYNC_SUSPEND:
1336 vesa |= 0x40;
1337 break;
1338 case FB_BLANK_POWERDOWN:
1339 vesa |= 0xc0;
1340 break;
1341 }
1342
1343 SEQout(par, 0x01, tmp);
1344 CRTCout(par, 0x1a, vesa);
1345
1346 riva_bl_set_power(info, blank);
1347
1348 NVTRACE_LEAVE();
1349
1350 return 0;
1351 }
1352
1353 /**
1354 * rivafb_setcolreg
1355 * @regno: register index
1356 * @red: red component
1357 * @green: green component
1358 * @blue: blue component
1359 * @transp: transparency
1360 * @info: pointer to fb_info object containing info for current riva board
1361 *
1362 * DESCRIPTION:
1363 * Set a single color register. The values supplied have a 16 bit
1364 * magnitude.
1365 *
1366 * RETURNS:
1367 * Return != 0 for invalid regno.
1368 *
1369 * CALLED FROM:
1370 * fbcmap.c:fb_set_cmap()
1371 */
1372 static int rivafb_setcolreg(unsigned regno, unsigned red, unsigned green,
1373 unsigned blue, unsigned transp,
1374 struct fb_info *info)
1375 {
1376 struct riva_par *par = info->par;
1377 RIVA_HW_INST *chip = &par->riva;
1378 int i;
1379
1380 if (regno >= riva_get_cmap_len(&info->var))
1381 return -EINVAL;
1382
1383 if (info->var.grayscale) {
1384 /* gray = 0.30*R + 0.59*G + 0.11*B */
1385 red = green = blue =
1386 (red * 77 + green * 151 + blue * 28) >> 8;
1387 }
1388
1389 if (regno < 16 && info->fix.visual == FB_VISUAL_DIRECTCOLOR) {
1390 ((u32 *) info->pseudo_palette)[regno] =
1391 (regno << info->var.red.offset) |
1392 (regno << info->var.green.offset) |
1393 (regno << info->var.blue.offset);
1394 /*
1395 * The Riva128 2D engine requires color information in
1396 * TrueColor format even if framebuffer is in DirectColor
1397 */
1398 if (par->riva.Architecture == NV_ARCH_03) {
1399 switch (info->var.bits_per_pixel) {
1400 case 16:
1401 par->palette[regno] = ((red & 0xf800) >> 1) |
1402 ((green & 0xf800) >> 6) |
1403 ((blue & 0xf800) >> 11);
1404 break;
1405 case 32:
1406 par->palette[regno] = ((red & 0xff00) << 8) |
1407 ((green & 0xff00)) |
1408 ((blue & 0xff00) >> 8);
1409 break;
1410 }
1411 }
1412 }
1413
1414 switch (info->var.bits_per_pixel) {
1415 case 8:
1416 /* "transparent" stuff is completely ignored. */
1417 riva_wclut(chip, regno, red >> 8, green >> 8, blue >> 8);
1418 break;
1419 case 16:
1420 if (info->var.green.length == 5) {
1421 for (i = 0; i < 8; i++) {
1422 riva_wclut(chip, regno*8+i, red >> 8,
1423 green >> 8, blue >> 8);
1424 }
1425 } else {
1426 u8 r, g, b;
1427
1428 if (regno < 32) {
1429 for (i = 0; i < 8; i++) {
1430 riva_wclut(chip, regno*8+i,
1431 red >> 8, green >> 8,
1432 blue >> 8);
1433 }
1434 }
1435 riva_rclut(chip, regno*4, &r, &g, &b);
1436 for (i = 0; i < 4; i++)
1437 riva_wclut(chip, regno*4+i, r,
1438 green >> 8, b);
1439 }
1440 break;
1441 case 32:
1442 riva_wclut(chip, regno, red >> 8, green >> 8, blue >> 8);
1443 break;
1444 default:
1445 /* do nothing */
1446 break;
1447 }
1448 return 0;
1449 }
1450
1451 /**
1452 * rivafb_fillrect - hardware accelerated color fill function
1453 * @info: pointer to fb_info structure
1454 * @rect: pointer to fb_fillrect structure
1455 *
1456 * DESCRIPTION:
1457 * This function fills up a region of framebuffer memory with a solid
1458 * color with a choice of two different ROP's, copy or invert.
1459 *
1460 * CALLED FROM:
1461 * framebuffer hook
1462 */
1463 static void rivafb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)
1464 {
1465 struct riva_par *par = info->par;
1466 u_int color, rop = 0;
1467
1468 if ((info->flags & FBINFO_HWACCEL_DISABLED)) {
1469 cfb_fillrect(info, rect);
1470 return;
1471 }
1472
1473 if (info->var.bits_per_pixel == 8)
1474 color = rect->color;
1475 else {
1476 if (par->riva.Architecture != NV_ARCH_03)
1477 color = ((u32 *)info->pseudo_palette)[rect->color];
1478 else
1479 color = par->palette[rect->color];
1480 }
1481
1482 switch (rect->rop) {
1483 case ROP_XOR:
1484 rop = 0x66;
1485 break;
1486 case ROP_COPY:
1487 default:
1488 rop = 0xCC;
1489 break;
1490 }
1491
1492 riva_set_rop_solid(par, rop);
1493
1494 RIVA_FIFO_FREE(par->riva, Bitmap, 1);
1495 NV_WR32(&par->riva.Bitmap->Color1A, 0, color);
1496
1497 RIVA_FIFO_FREE(par->riva, Bitmap, 2);
1498 NV_WR32(&par->riva.Bitmap->UnclippedRectangle[0].TopLeft, 0,
1499 (rect->dx << 16) | rect->dy);
1500 mb();
1501 NV_WR32(&par->riva.Bitmap->UnclippedRectangle[0].WidthHeight, 0,
1502 (rect->width << 16) | rect->height);
1503 mb();
1504 riva_set_rop_solid(par, 0xcc);
1505
1506 }
1507
1508 /**
1509 * rivafb_copyarea - hardware accelerated blit function
1510 * @info: pointer to fb_info structure
1511 * @region: pointer to fb_copyarea structure
1512 *
1513 * DESCRIPTION:
1514 * This copies an area of pixels from one location to another
1515 *
1516 * CALLED FROM:
1517 * framebuffer hook
1518 */
1519 static void rivafb_copyarea(struct fb_info *info, const struct fb_copyarea *region)
1520 {
1521 struct riva_par *par = info->par;
1522
1523 if ((info->flags & FBINFO_HWACCEL_DISABLED)) {
1524 cfb_copyarea(info, region);
1525 return;
1526 }
1527
1528 RIVA_FIFO_FREE(par->riva, Blt, 3);
1529 NV_WR32(&par->riva.Blt->TopLeftSrc, 0,
1530 (region->sy << 16) | region->sx);
1531 NV_WR32(&par->riva.Blt->TopLeftDst, 0,
1532 (region->dy << 16) | region->dx);
1533 mb();
1534 NV_WR32(&par->riva.Blt->WidthHeight, 0,
1535 (region->height << 16) | region->width);
1536 mb();
1537 }
1538
1539 static inline void convert_bgcolor_16(u32 *col)
1540 {
1541 *col = ((*col & 0x0000F800) << 8)
1542 | ((*col & 0x00007E0) << 5)
1543 | ((*col & 0x0000001F) << 3)
1544 | 0xFF000000;
1545 mb();
1546 }
1547
1548 /**
1549 * rivafb_imageblit: hardware accelerated color expand function
1550 * @info: pointer to fb_info structure
1551 * @image: pointer to fb_image structure
1552 *
1553 * DESCRIPTION:
1554 * If the source is a monochrome bitmap, the function fills up a a region
1555 * of framebuffer memory with pixels whose color is determined by the bit
1556 * setting of the bitmap, 1 - foreground, 0 - background.
1557 *
1558 * If the source is not a monochrome bitmap, color expansion is not done.
1559 * In this case, it is channeled to a software function.
1560 *
1561 * CALLED FROM:
1562 * framebuffer hook
1563 */
1564 static void rivafb_imageblit(struct fb_info *info,
1565 const struct fb_image *image)
1566 {
1567 struct riva_par *par = info->par;
1568 u32 fgx = 0, bgx = 0, width, tmp;
1569 u8 *cdat = (u8 *) image->data;
1570 volatile u32 __iomem *d;
1571 int i, size;
1572
1573 if ((info->flags & FBINFO_HWACCEL_DISABLED) || image->depth != 1) {
1574 cfb_imageblit(info, image);
1575 return;
1576 }
1577
1578 switch (info->var.bits_per_pixel) {
1579 case 8:
1580 fgx = image->fg_color;
1581 bgx = image->bg_color;
1582 break;
1583 case 16:
1584 case 32:
1585 if (par->riva.Architecture != NV_ARCH_03) {
1586 fgx = ((u32 *)info->pseudo_palette)[image->fg_color];
1587 bgx = ((u32 *)info->pseudo_palette)[image->bg_color];
1588 } else {
1589 fgx = par->palette[image->fg_color];
1590 bgx = par->palette[image->bg_color];
1591 }
1592 if (info->var.green.length == 6)
1593 convert_bgcolor_16(&bgx);
1594 break;
1595 }
1596
1597 RIVA_FIFO_FREE(par->riva, Bitmap, 7);
1598 NV_WR32(&par->riva.Bitmap->ClipE.TopLeft, 0,
1599 (image->dy << 16) | (image->dx & 0xFFFF));
1600 NV_WR32(&par->riva.Bitmap->ClipE.BottomRight, 0,
1601 (((image->dy + image->height) << 16) |
1602 ((image->dx + image->width) & 0xffff)));
1603 NV_WR32(&par->riva.Bitmap->Color0E, 0, bgx);
1604 NV_WR32(&par->riva.Bitmap->Color1E, 0, fgx);
1605 NV_WR32(&par->riva.Bitmap->WidthHeightInE, 0,
1606 (image->height << 16) | ((image->width + 31) & ~31));
1607 NV_WR32(&par->riva.Bitmap->WidthHeightOutE, 0,
1608 (image->height << 16) | ((image->width + 31) & ~31));
1609 NV_WR32(&par->riva.Bitmap->PointE, 0,
1610 (image->dy << 16) | (image->dx & 0xFFFF));
1611
1612 d = &par->riva.Bitmap->MonochromeData01E;
1613
1614 width = (image->width + 31)/32;
1615 size = width * image->height;
1616 while (size >= 16) {
1617 RIVA_FIFO_FREE(par->riva, Bitmap, 16);
1618 for (i = 0; i < 16; i++) {
1619 tmp = *((u32 *)cdat);
1620 cdat = (u8 *)((u32 *)cdat + 1);
1621 reverse_order(&tmp);
1622 NV_WR32(d, i*4, tmp);
1623 }
1624 size -= 16;
1625 }
1626 if (size) {
1627 RIVA_FIFO_FREE(par->riva, Bitmap, size);
1628 for (i = 0; i < size; i++) {
1629 tmp = *((u32 *) cdat);
1630 cdat = (u8 *)((u32 *)cdat + 1);
1631 reverse_order(&tmp);
1632 NV_WR32(d, i*4, tmp);
1633 }
1634 }
1635 }
1636
1637 /**
1638 * rivafb_cursor - hardware cursor function
1639 * @info: pointer to info structure
1640 * @cursor: pointer to fbcursor structure
1641 *
1642 * DESCRIPTION:
1643 * A cursor function that supports displaying a cursor image via hardware.
1644 * Within the kernel, copy and invert rops are supported. If exported
1645 * to user space, only the copy rop will be supported.
1646 *
1647 * CALLED FROM
1648 * framebuffer hook
1649 */
1650 static int rivafb_cursor(struct fb_info *info, struct fb_cursor *cursor)
1651 {
1652 struct riva_par *par = info->par;
1653 u8 data[MAX_CURS * MAX_CURS/8];
1654 int i, set = cursor->set;
1655 u16 fg, bg;
1656
1657 if (cursor->image.width > MAX_CURS || cursor->image.height > MAX_CURS)
1658 return -ENXIO;
1659
1660 par->riva.ShowHideCursor(&par->riva, 0);
1661
1662 if (par->cursor_reset) {
1663 set = FB_CUR_SETALL;
1664 par->cursor_reset = 0;
1665 }
1666
1667 if (set & FB_CUR_SETSIZE)
1668 memset_io(par->riva.CURSOR, 0, MAX_CURS * MAX_CURS * 2);
1669
1670 if (set & FB_CUR_SETPOS) {
1671 u32 xx, yy, temp;
1672
1673 yy = cursor->image.dy - info->var.yoffset;
1674 xx = cursor->image.dx - info->var.xoffset;
1675 temp = xx & 0xFFFF;
1676 temp |= yy << 16;
1677
1678 NV_WR32(par->riva.PRAMDAC, 0x0000300, temp);
1679 }
1680
1681
1682 if (set & (FB_CUR_SETSHAPE | FB_CUR_SETCMAP | FB_CUR_SETIMAGE)) {
1683 u32 bg_idx = cursor->image.bg_color;
1684 u32 fg_idx = cursor->image.fg_color;
1685 u32 s_pitch = (cursor->image.width+7) >> 3;
1686 u32 d_pitch = MAX_CURS/8;
1687 u8 *dat = (u8 *) cursor->image.data;
1688 u8 *msk = (u8 *) cursor->mask;
1689 u8 *src;
1690
1691 src = kmalloc(s_pitch * cursor->image.height, GFP_ATOMIC);
1692
1693 if (src) {
1694 switch (cursor->rop) {
1695 case ROP_XOR:
1696 for (i = 0; i < s_pitch * cursor->image.height; i++)
1697 src[i] = dat[i] ^ msk[i];
1698 break;
1699 case ROP_COPY:
1700 default:
1701 for (i = 0; i < s_pitch * cursor->image.height; i++)
1702 src[i] = dat[i] & msk[i];
1703 break;
1704 }
1705
1706 fb_pad_aligned_buffer(data, d_pitch, src, s_pitch,
1707 cursor->image.height);
1708
1709 bg = ((info->cmap.red[bg_idx] & 0xf8) << 7) |
1710 ((info->cmap.green[bg_idx] & 0xf8) << 2) |
1711 ((info->cmap.blue[bg_idx] & 0xf8) >> 3) |
1712 1 << 15;
1713
1714 fg = ((info->cmap.red[fg_idx] & 0xf8) << 7) |
1715 ((info->cmap.green[fg_idx] & 0xf8) << 2) |
1716 ((info->cmap.blue[fg_idx] & 0xf8) >> 3) |
1717 1 << 15;
1718
1719 par->riva.LockUnlock(&par->riva, 0);
1720
1721 rivafb_load_cursor_image(par, data, bg, fg,
1722 cursor->image.width,
1723 cursor->image.height);
1724 kfree(src);
1725 }
1726 }
1727
1728 if (cursor->enable)
1729 par->riva.ShowHideCursor(&par->riva, 1);
1730
1731 return 0;
1732 }
1733
1734 static int rivafb_sync(struct fb_info *info)
1735 {
1736 struct riva_par *par = info->par;
1737
1738 wait_for_idle(par);
1739 return 0;
1740 }
1741
1742 /* ------------------------------------------------------------------------- *
1743 *
1744 * initialization helper functions
1745 *
1746 * ------------------------------------------------------------------------- */
1747
1748 /* kernel interface */
1749 static struct fb_ops riva_fb_ops = {
1750 .owner = THIS_MODULE,
1751 .fb_open = rivafb_open,
1752 .fb_release = rivafb_release,
1753 .fb_check_var = rivafb_check_var,
1754 .fb_set_par = rivafb_set_par,
1755 .fb_setcolreg = rivafb_setcolreg,
1756 .fb_pan_display = rivafb_pan_display,
1757 .fb_blank = rivafb_blank,
1758 .fb_fillrect = rivafb_fillrect,
1759 .fb_copyarea = rivafb_copyarea,
1760 .fb_imageblit = rivafb_imageblit,
1761 .fb_cursor = rivafb_cursor,
1762 .fb_sync = rivafb_sync,
1763 };
1764
1765 static int __devinit riva_set_fbinfo(struct fb_info *info)
1766 {
1767 unsigned int cmap_len;
1768 struct riva_par *par = info->par;
1769
1770 NVTRACE_ENTER();
1771 info->flags = FBINFO_DEFAULT
1772 | FBINFO_HWACCEL_XPAN
1773 | FBINFO_HWACCEL_YPAN
1774 | FBINFO_HWACCEL_COPYAREA
1775 | FBINFO_HWACCEL_FILLRECT
1776 | FBINFO_HWACCEL_IMAGEBLIT;
1777
1778 /* Accel seems to not work properly on NV30 yet...*/
1779 if ((par->riva.Architecture == NV_ARCH_30) || noaccel) {
1780 printk(KERN_DEBUG PFX "disabling acceleration\n");
1781 info->flags |= FBINFO_HWACCEL_DISABLED;
1782 }
1783
1784 info->var = rivafb_default_var;
1785 info->fix.visual = (info->var.bits_per_pixel == 8) ?
1786 FB_VISUAL_PSEUDOCOLOR : FB_VISUAL_DIRECTCOLOR;
1787
1788 info->pseudo_palette = par->pseudo_palette;
1789
1790 cmap_len = riva_get_cmap_len(&info->var);
1791 fb_alloc_cmap(&info->cmap, cmap_len, 0);
1792
1793 info->pixmap.size = 8 * 1024;
1794 info->pixmap.buf_align = 4;
1795 info->pixmap.access_align = 32;
1796 info->pixmap.flags = FB_PIXMAP_SYSTEM;
1797 info->var.yres_virtual = -1;
1798 NVTRACE_LEAVE();
1799 return (rivafb_check_var(&info->var, info));
1800 }
1801
1802 #ifdef CONFIG_PPC_OF
1803 static int __devinit riva_get_EDID_OF(struct fb_info *info, struct pci_dev *pd)
1804 {
1805 struct riva_par *par = info->par;
1806 struct device_node *dp;
1807 const unsigned char *pedid = NULL;
1808 const unsigned char *disptype = NULL;
1809 static char *propnames[] = {
1810 "DFP,EDID", "LCD,EDID", "EDID", "EDID1", "EDID,B", "EDID,A", NULL };
1811 int i;
1812
1813 NVTRACE_ENTER();
1814 dp = pci_device_to_OF_node(pd);
1815 for (; dp != NULL; dp = dp->child) {
1816 disptype = get_property(dp, "display-type", NULL);
1817 if (disptype == NULL)
1818 continue;
1819 if (strncmp(disptype, "LCD", 3) != 0)
1820 continue;
1821 for (i = 0; propnames[i] != NULL; ++i) {
1822 pedid = get_property(dp, propnames[i], NULL);
1823 if (pedid != NULL) {
1824 par->EDID = (unsigned char *)pedid;
1825 NVTRACE("LCD found.\n");
1826 return 1;
1827 }
1828 }
1829 }
1830 NVTRACE_LEAVE();
1831 return 0;
1832 }
1833 #endif /* CONFIG_PPC_OF */
1834
1835 #if defined(CONFIG_FB_RIVA_I2C) && !defined(CONFIG_PPC_OF)
1836 static int __devinit riva_get_EDID_i2c(struct fb_info *info)
1837 {
1838 struct riva_par *par = info->par;
1839 struct fb_var_screeninfo var;
1840 int i;
1841
1842 NVTRACE_ENTER();
1843 riva_create_i2c_busses(par);
1844 for (i = 0; i < par->bus; i++) {
1845 riva_probe_i2c_connector(par, i+1, &par->EDID);
1846 if (par->EDID && !fb_parse_edid(par->EDID, &var)) {
1847 printk(PFX "Found EDID Block from BUS %i\n", i);
1848 break;
1849 }
1850 }
1851
1852 NVTRACE_LEAVE();
1853 return (par->EDID) ? 1 : 0;
1854 }
1855 #endif /* CONFIG_FB_RIVA_I2C */
1856
1857 static void __devinit riva_update_default_var(struct fb_var_screeninfo *var,
1858 struct fb_info *info)
1859 {
1860 struct fb_monspecs *specs = &info->monspecs;
1861 struct fb_videomode modedb;
1862
1863 NVTRACE_ENTER();
1864 /* respect mode options */
1865 if (mode_option) {
1866 fb_find_mode(var, info, mode_option,
1867 specs->modedb, specs->modedb_len,
1868 NULL, 8);
1869 } else if (specs->modedb != NULL) {
1870 /* get preferred timing */
1871 if (info->monspecs.misc & FB_MISC_1ST_DETAIL) {
1872 int i;
1873
1874 for (i = 0; i < specs->modedb_len; i++) {
1875 if (specs->modedb[i].flag & FB_MODE_IS_FIRST) {
1876 modedb = specs->modedb[i];
1877 break;
1878 }
1879 }
1880 } else {
1881 /* otherwise, get first mode in database */
1882 modedb = specs->modedb[0];
1883 }
1884 var->bits_per_pixel = 8;
1885 riva_update_var(var, &modedb);
1886 }
1887 NVTRACE_LEAVE();
1888 }
1889
1890
1891 static void __devinit riva_get_EDID(struct fb_info *info, struct pci_dev *pdev)
1892 {
1893 NVTRACE_ENTER();
1894 #ifdef CONFIG_PPC_OF
1895 if (!riva_get_EDID_OF(info, pdev))
1896 printk(PFX "could not retrieve EDID from OF\n");
1897 #elif defined(CONFIG_FB_RIVA_I2C)
1898 if (!riva_get_EDID_i2c(info))
1899 printk(PFX "could not retrieve EDID from DDC/I2C\n");
1900 #endif
1901 NVTRACE_LEAVE();
1902 }
1903
1904
1905 static void __devinit riva_get_edidinfo(struct fb_info *info)
1906 {
1907 struct fb_var_screeninfo *var = &rivafb_default_var;
1908 struct riva_par *par = info->par;
1909
1910 fb_edid_to_monspecs(par->EDID, &info->monspecs);
1911 fb_videomode_to_modelist(info->monspecs.modedb, info->monspecs.modedb_len,
1912 &info->modelist);
1913 riva_update_default_var(var, info);
1914
1915 /* if user specified flatpanel, we respect that */
1916 if (info->monspecs.input & FB_DISP_DDI)
1917 par->FlatPanel = 1;
1918 }
1919
1920 /* ------------------------------------------------------------------------- *
1921 *
1922 * PCI bus
1923 *
1924 * ------------------------------------------------------------------------- */
1925
1926 static u32 __devinit riva_get_arch(struct pci_dev *pd)
1927 {
1928 u32 arch = 0;
1929
1930 switch (pd->device & 0x0ff0) {
1931 case 0x0100: /* GeForce 256 */
1932 case 0x0110: /* GeForce2 MX */
1933 case 0x0150: /* GeForce2 */
1934 case 0x0170: /* GeForce4 MX */
1935 case 0x0180: /* GeForce4 MX (8x AGP) */
1936 case 0x01A0: /* nForce */
1937 case 0x01F0: /* nForce2 */
1938 arch = NV_ARCH_10;
1939 break;
1940 case 0x0200: /* GeForce3 */
1941 case 0x0250: /* GeForce4 Ti */
1942 case 0x0280: /* GeForce4 Ti (8x AGP) */
1943 arch = NV_ARCH_20;
1944 break;
1945 case 0x0300: /* GeForceFX 5800 */
1946 case 0x0310: /* GeForceFX 5600 */
1947 case 0x0320: /* GeForceFX 5200 */
1948 case 0x0330: /* GeForceFX 5900 */
1949 case 0x0340: /* GeForceFX 5700 */
1950 arch = NV_ARCH_30;
1951 break;
1952 case 0x0020: /* TNT, TNT2 */
1953 arch = NV_ARCH_04;
1954 break;
1955 case 0x0010: /* Riva128 */
1956 arch = NV_ARCH_03;
1957 break;
1958 default: /* unknown architecture */
1959 break;
1960 }
1961 return arch;
1962 }
1963
1964 static int __devinit rivafb_probe(struct pci_dev *pd,
1965 const struct pci_device_id *ent)
1966 {
1967 struct riva_par *default_par;
1968 struct fb_info *info;
1969 int ret;
1970
1971 NVTRACE_ENTER();
1972 assert(pd != NULL);
1973
1974 info = framebuffer_alloc(sizeof(struct riva_par), &pd->dev);
1975 if (!info) {
1976 printk (KERN_ERR PFX "could not allocate memory\n");
1977 ret = -ENOMEM;
1978 goto err_ret;
1979 }
1980 default_par = info->par;
1981 default_par->pdev = pd;
1982
1983 info->pixmap.addr = kmalloc(8 * 1024, GFP_KERNEL);
1984 if (info->pixmap.addr == NULL) {
1985 ret = -ENOMEM;
1986 goto err_framebuffer_release;
1987 }
1988 memset(info->pixmap.addr, 0, 8 * 1024);
1989
1990 ret = pci_enable_device(pd);
1991 if (ret < 0) {
1992 printk(KERN_ERR PFX "cannot enable PCI device\n");
1993 goto err_free_pixmap;
1994 }
1995
1996 ret = pci_request_regions(pd, "rivafb");
1997 if (ret < 0) {
1998 printk(KERN_ERR PFX "cannot request PCI regions\n");
1999 goto err_disable_device;
2000 }
2001
2002 default_par->riva.Architecture = riva_get_arch(pd);
2003
2004 default_par->Chipset = (pd->vendor << 16) | pd->device;
2005 printk(KERN_INFO PFX "nVidia device/chipset %X\n",default_par->Chipset);
2006
2007 if(default_par->riva.Architecture == 0) {
2008 printk(KERN_ERR PFX "unknown NV_ARCH\n");
2009 ret=-ENODEV;
2010 goto err_release_region;
2011 }
2012 if(default_par->riva.Architecture == NV_ARCH_10 ||
2013 default_par->riva.Architecture == NV_ARCH_20 ||
2014 default_par->riva.Architecture == NV_ARCH_30) {
2015 sprintf(rivafb_fix.id, "NV%x", (pd->device & 0x0ff0) >> 4);
2016 } else {
2017 sprintf(rivafb_fix.id, "NV%x", default_par->riva.Architecture);
2018 }
2019
2020 default_par->FlatPanel = flatpanel;
2021 if (flatpanel == 1)
2022 printk(KERN_INFO PFX "flatpanel support enabled\n");
2023 default_par->forceCRTC = forceCRTC;
2024
2025 rivafb_fix.mmio_len = pci_resource_len(pd, 0);
2026 rivafb_fix.smem_len = pci_resource_len(pd, 1);
2027
2028 {
2029 /* enable IO and mem if not already done */
2030 unsigned short cmd;
2031
2032 pci_read_config_word(pd, PCI_COMMAND, &cmd);
2033 cmd |= (PCI_COMMAND_IO | PCI_COMMAND_MEMORY);
2034 pci_write_config_word(pd, PCI_COMMAND, cmd);
2035 }
2036
2037 rivafb_fix.mmio_start = pci_resource_start(pd, 0);
2038 rivafb_fix.smem_start = pci_resource_start(pd, 1);
2039
2040 default_par->ctrl_base = ioremap(rivafb_fix.mmio_start,
2041 rivafb_fix.mmio_len);
2042 if (!default_par->ctrl_base) {
2043 printk(KERN_ERR PFX "cannot ioremap MMIO base\n");
2044 ret = -EIO;
2045 goto err_release_region;
2046 }
2047
2048 switch (default_par->riva.Architecture) {
2049 case NV_ARCH_03:
2050 /* Riva128's PRAMIN is in the "framebuffer" space
2051 * Since these cards were never made with more than 8 megabytes
2052 * we can safely allocate this separately.
2053 */
2054 default_par->riva.PRAMIN = ioremap(rivafb_fix.smem_start + 0x00C00000, 0x00008000);
2055 if (!default_par->riva.PRAMIN) {
2056 printk(KERN_ERR PFX "cannot ioremap PRAMIN region\n");
2057 ret = -EIO;
2058 goto err_iounmap_ctrl_base;
2059 }
2060 break;
2061 case NV_ARCH_04:
2062 case NV_ARCH_10:
2063 case NV_ARCH_20:
2064 case NV_ARCH_30:
2065 default_par->riva.PCRTC0 =
2066 (u32 __iomem *)(default_par->ctrl_base + 0x00600000);
2067 default_par->riva.PRAMIN =
2068 (u32 __iomem *)(default_par->ctrl_base + 0x00710000);
2069 break;
2070 }
2071 riva_common_setup(default_par);
2072
2073 if (default_par->riva.Architecture == NV_ARCH_03) {
2074 default_par->riva.PCRTC = default_par->riva.PCRTC0
2075 = default_par->riva.PGRAPH;
2076 }
2077
2078 rivafb_fix.smem_len = riva_get_memlen(default_par) * 1024;
2079 default_par->dclk_max = riva_get_maxdclk(default_par) * 1000;
2080 info->screen_base = ioremap(rivafb_fix.smem_start,
2081 rivafb_fix.smem_len);
2082 if (!info->screen_base) {
2083 printk(KERN_ERR PFX "cannot ioremap FB base\n");
2084 ret = -EIO;
2085 goto err_iounmap_pramin;
2086 }
2087
2088 #ifdef CONFIG_MTRR
2089 if (!nomtrr) {
2090 default_par->mtrr.vram = mtrr_add(rivafb_fix.smem_start,
2091 rivafb_fix.smem_len,
2092 MTRR_TYPE_WRCOMB, 1);
2093 if (default_par->mtrr.vram < 0) {
2094 printk(KERN_ERR PFX "unable to setup MTRR\n");
2095 } else {
2096 default_par->mtrr.vram_valid = 1;
2097 /* let there be speed */
2098 printk(KERN_INFO PFX "RIVA MTRR set to ON\n");
2099 }
2100 }
2101 #endif /* CONFIG_MTRR */
2102
2103 info->fbops = &riva_fb_ops;
2104 info->fix = rivafb_fix;
2105 riva_get_EDID(info, pd);
2106 riva_get_edidinfo(info);
2107
2108 ret=riva_set_fbinfo(info);
2109 if (ret < 0) {
2110 printk(KERN_ERR PFX "error setting initial video mode\n");
2111 goto err_iounmap_screen_base;
2112 }
2113
2114 fb_destroy_modedb(info->monspecs.modedb);
2115 info->monspecs.modedb = NULL;
2116
2117 pci_set_drvdata(pd, info);
2118 riva_bl_init(info->par);
2119 ret = register_framebuffer(info);
2120 if (ret < 0) {
2121 printk(KERN_ERR PFX
2122 "error registering riva framebuffer\n");
2123 goto err_iounmap_screen_base;
2124 }
2125
2126 printk(KERN_INFO PFX
2127 "PCI nVidia %s framebuffer ver %s (%dMB @ 0x%lX)\n",
2128 info->fix.id,
2129 RIVAFB_VERSION,
2130 info->fix.smem_len / (1024 * 1024),
2131 info->fix.smem_start);
2132
2133 NVTRACE_LEAVE();
2134 return 0;
2135
2136 err_iounmap_screen_base:
2137 #ifdef CONFIG_FB_RIVA_I2C
2138 riva_delete_i2c_busses(info->par);
2139 #endif
2140 iounmap(info->screen_base);
2141 err_iounmap_pramin:
2142 if (default_par->riva.Architecture == NV_ARCH_03)
2143 iounmap(default_par->riva.PRAMIN);
2144 err_iounmap_ctrl_base:
2145 iounmap(default_par->ctrl_base);
2146 err_release_region:
2147 pci_release_regions(pd);
2148 err_disable_device:
2149 err_free_pixmap:
2150 kfree(info->pixmap.addr);
2151 err_framebuffer_release:
2152 framebuffer_release(info);
2153 err_ret:
2154 return ret;
2155 }
2156
2157 static void __exit rivafb_remove(struct pci_dev *pd)
2158 {
2159 struct fb_info *info = pci_get_drvdata(pd);
2160 struct riva_par *par = info->par;
2161
2162 NVTRACE_ENTER();
2163
2164 riva_bl_exit(par);
2165
2166 #ifdef CONFIG_FB_RIVA_I2C
2167 riva_delete_i2c_busses(par);
2168 kfree(par->EDID);
2169 #endif
2170
2171 unregister_framebuffer(info);
2172 #ifdef CONFIG_MTRR
2173 if (par->mtrr.vram_valid)
2174 mtrr_del(par->mtrr.vram, info->fix.smem_start,
2175 info->fix.smem_len);
2176 #endif /* CONFIG_MTRR */
2177
2178 iounmap(par->ctrl_base);
2179 iounmap(info->screen_base);
2180 if (par->riva.Architecture == NV_ARCH_03)
2181 iounmap(par->riva.PRAMIN);
2182 pci_release_regions(pd);
2183 kfree(info->pixmap.addr);
2184 framebuffer_release(info);
2185 pci_set_drvdata(pd, NULL);
2186 NVTRACE_LEAVE();
2187 }
2188
2189 /* ------------------------------------------------------------------------- *
2190 *
2191 * initialization
2192 *
2193 * ------------------------------------------------------------------------- */
2194
2195 #ifndef MODULE
2196 static int __init rivafb_setup(char *options)
2197 {
2198 char *this_opt;
2199
2200 NVTRACE_ENTER();
2201 if (!options || !*options)
2202 return 0;
2203
2204 while ((this_opt = strsep(&options, ",")) != NULL) {
2205 if (!strncmp(this_opt, "forceCRTC", 9)) {
2206 char *p;
2207
2208 p = this_opt + 9;
2209 if (!*p || !*(++p)) continue;
2210 forceCRTC = *p - '0';
2211 if (forceCRTC < 0 || forceCRTC > 1)
2212 forceCRTC = -1;
2213 } else if (!strncmp(this_opt, "flatpanel", 9)) {
2214 flatpanel = 1;
2215 #ifdef CONFIG_MTRR
2216 } else if (!strncmp(this_opt, "nomtrr", 6)) {
2217 nomtrr = 1;
2218 #endif
2219 } else if (!strncmp(this_opt, "strictmode", 10)) {
2220 strictmode = 1;
2221 } else if (!strncmp(this_opt, "noaccel", 7)) {
2222 noaccel = 1;
2223 } else
2224 mode_option = this_opt;
2225 }
2226 NVTRACE_LEAVE();
2227 return 0;
2228 }
2229 #endif /* !MODULE */
2230
2231 static struct pci_driver rivafb_driver = {
2232 .name = "rivafb",
2233 .id_table = rivafb_pci_tbl,
2234 .probe = rivafb_probe,
2235 .remove = __exit_p(rivafb_remove),
2236 };
2237
2238
2239
2240 /* ------------------------------------------------------------------------- *
2241 *
2242 * modularization
2243 *
2244 * ------------------------------------------------------------------------- */
2245
2246 static int __devinit rivafb_init(void)
2247 {
2248 #ifndef MODULE
2249 char *option = NULL;
2250
2251 if (fb_get_options("rivafb", &option))
2252 return -ENODEV;
2253 rivafb_setup(option);
2254 #endif
2255 return pci_register_driver(&rivafb_driver);
2256 }
2257
2258
2259 module_init(rivafb_init);
2260
2261 #ifdef MODULE
2262 static void __exit rivafb_exit(void)
2263 {
2264 pci_unregister_driver(&rivafb_driver);
2265 }
2266
2267 module_exit(rivafb_exit);
2268 #endif /* MODULE */
2269
2270 module_param(noaccel, bool, 0);
2271 MODULE_PARM_DESC(noaccel, "bool: disable acceleration");
2272 module_param(flatpanel, int, 0);
2273 MODULE_PARM_DESC(flatpanel, "Enables experimental flat panel support for some chipsets. (0 or 1=enabled) (default=0)");
2274 module_param(forceCRTC, int, 0);
2275 MODULE_PARM_DESC(forceCRTC, "Forces usage of a particular CRTC in case autodetection fails. (0 or 1) (default=autodetect)");
2276 #ifdef CONFIG_MTRR
2277 module_param(nomtrr, bool, 0);
2278 MODULE_PARM_DESC(nomtrr, "Disables MTRR support (0 or 1=disabled) (default=0)");
2279 #endif
2280 module_param(strictmode, bool, 0);
2281 MODULE_PARM_DESC(strictmode, "Only use video modes from EDID");
2282
2283 MODULE_AUTHOR("Ani Joshi, maintainer");
2284 MODULE_DESCRIPTION("Framebuffer driver for nVidia Riva 128, TNT, TNT2, and the GeForce series");
2285 MODULE_LICENSE("GPL");
Motorola kernel-slsi