projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge master.kernel.org:/pub/scm/linux/kernel/git/dtor/input
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / video / nvidia / nv_hw.c
1 /***************************************************************************\
2 |* *|
3 |* Copyright 1993-2003 NVIDIA, Corporation. All rights reserved. *|
4 |* *|
5 |* NOTICE TO USER: The source code is copyrighted under U.S. and *|
6 |* international laws. Users and possessors of this source code are *|
7 |* hereby granted a nonexclusive, royalty-free copyright license to *|
8 |* use this code in individual and commercial software. *|
9 |* *|
10 |* Any use of this source code must include, in the user documenta- *|
11 |* tion and internal comments to the code, notices to the end user *|
12 |* as follows: *|
13 |* *|
14 |* Copyright 1993-2003 NVIDIA, Corporation. All rights reserved. *|
15 |* *|
16 |* NVIDIA, CORPORATION MAKES NO REPRESENTATION ABOUT THE SUITABILITY *|
17 |* OF THIS SOURCE CODE FOR ANY PURPOSE. IT IS PROVIDED "AS IS" *|
18 |* WITHOUT EXPRESS OR IMPLIED WARRANTY OF ANY KIND. NVIDIA, CORPOR- *|
19 |* ATION DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOURCE CODE, *|
20 |* INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY, NONINFRINGE- *|
21 |* MENT, AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL *|
22 |* NVIDIA, CORPORATION BE LIABLE FOR ANY SPECIAL, INDIRECT, INCI- *|
23 |* DENTAL, OR CONSEQUENTIAL DAMAGES, OR ANY DAMAGES WHATSOEVER RE- *|
24 |* SULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION *|
25 |* OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF *|
26 |* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOURCE CODE. *|
27 |* *|
28 |* U.S. Government End Users. This source code is a "commercial *|
29 |* item," as that term is defined at 48 C.F.R. 2.101 (OCT 1995), *|
30 |* consisting of "commercial computer software" and "commercial *|
31 |* computer software documentation," as such terms are used in *|
32 |* 48 C.F.R. 12.212 (SEPT 1995) and is provided to the U.S. Govern- *|
33 |* ment only as a commercial end item. Consistent with 48 C.F.R. *|
34 |* 12.212 and 48 C.F.R. 227.7202-1 through 227.7202-4 (JUNE 1995), *|
35 |* all U.S. Government End Users acquire the source code with only *|
36 |* those rights set forth herein. *|
37 |* *|
38 \***************************************************************************/
39
40 /*
41 * GPL Licensing Note - According to Mark Vojkovich, author of the Xorg/
42 * XFree86 'nv' driver, this source code is provided under MIT-style licensing
43 * where the source code is provided "as is" without warranty of any kind.
44 * The only usage restriction is for the copyright notices to be retained
45 * whenever code is used.
46 *
47 * Antonino Daplas <adaplas@pol.net> 2005-03-11
48 */
49
50 /* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/nv/nv_hw.c,v 1.4 2003/11/03 05:11:25 tsi Exp $ */
51
52 #include <linux/pci.h>
53 #include "nv_type.h"
54 #include "nv_local.h"
55 #include "nv_proto.h"
56
57 void NVLockUnlock(struct nvidia_par *par, int Lock)
58 {
59 u8 cr11;
60
61 VGA_WR08(par->PCIO, 0x3D4, 0x1F);
62 VGA_WR08(par->PCIO, 0x3D5, Lock ? 0x99 : 0x57);
63
64 VGA_WR08(par->PCIO, 0x3D4, 0x11);
65 cr11 = VGA_RD08(par->PCIO, 0x3D5);
66 if (Lock)
67 cr11 |= 0x80;
68 else
69 cr11 &= ~0x80;
70 VGA_WR08(par->PCIO, 0x3D5, cr11);
71 }
72
73 int NVShowHideCursor(struct nvidia_par *par, int ShowHide)
74 {
75 int cur = par->CurrentState->cursor1;
76
77 par->CurrentState->cursor1 = (par->CurrentState->cursor1 & 0xFE) |
78 (ShowHide & 0x01);
79 VGA_WR08(par->PCIO, 0x3D4, 0x31);
80 VGA_WR08(par->PCIO, 0x3D5, par->CurrentState->cursor1);
81
82 if (par->Architecture == NV_ARCH_40)
83 NV_WR32(par->PRAMDAC, 0x0300, NV_RD32(par->PRAMDAC, 0x0300));
84
85 return (cur & 0x01);
86 }
87
88 /****************************************************************************\
89 * *
90 * The video arbitration routines calculate some "magic" numbers. Fixes *
91 * the snow seen when accessing the framebuffer without it. *
92 * It just works (I hope). *
93 * *
94 \****************************************************************************/
95
96 typedef struct {
97 int graphics_lwm;
98 int video_lwm;
99 int graphics_burst_size;
100 int video_burst_size;
101 int valid;
102 } nv4_fifo_info;
103
104 typedef struct {
105 int pclk_khz;
106 int mclk_khz;
107 int nvclk_khz;
108 char mem_page_miss;
109 char mem_latency;
110 int memory_width;
111 char enable_video;
112 char gr_during_vid;
113 char pix_bpp;
114 char mem_aligned;
115 char enable_mp;
116 } nv4_sim_state;
117
118 typedef struct {
119 int graphics_lwm;
120 int video_lwm;
121 int graphics_burst_size;
122 int video_burst_size;
123 int valid;
124 } nv10_fifo_info;
125
126 typedef struct {
127 int pclk_khz;
128 int mclk_khz;
129 int nvclk_khz;
130 char mem_page_miss;
131 char mem_latency;
132 int memory_type;
133 int memory_width;
134 char enable_video;
135 char gr_during_vid;
136 char pix_bpp;
137 char mem_aligned;
138 char enable_mp;
139 } nv10_sim_state;
140
141 static void nvGetClocks(struct nvidia_par *par, unsigned int *MClk,
142 unsigned int *NVClk)
143 {
144 unsigned int pll, N, M, MB, NB, P;
145
146 if (par->Architecture >= NV_ARCH_40) {
147 pll = NV_RD32(par->PMC, 0x4020);
148 P = (pll >> 16) & 0x07;
149 pll = NV_RD32(par->PMC, 0x4024);
150 M = pll & 0xFF;
151 N = (pll >> 8) & 0xFF;
152 if (((par->Chipset & 0xfff0) == 0x0290) ||
153 ((par->Chipset & 0xfff0) == 0x0390)) {
154 MB = 1;
155 NB = 1;
156 } else {
157 MB = (pll >> 16) & 0xFF;
158 NB = (pll >> 24) & 0xFF;
159 }
160 *MClk = ((N * NB * par->CrystalFreqKHz) / (M * MB)) >> P;
161
162 pll = NV_RD32(par->PMC, 0x4000);
163 P = (pll >> 16) & 0x03;
164 pll = NV_RD32(par->PMC, 0x4004);
165 M = pll & 0xFF;
166 N = (pll >> 8) & 0xFF;
167 MB = (pll >> 16) & 0xFF;
168 NB = (pll >> 24) & 0xFF;
169
170 *NVClk = ((N * NB * par->CrystalFreqKHz) / (M * MB)) >> P;
171 } else if (par->twoStagePLL) {
172 pll = NV_RD32(par->PRAMDAC0, 0x0504);
173 M = pll & 0xFF;
174 N = (pll >> 8) & 0xFF;
175 P = (pll >> 16) & 0x0F;
176 pll = NV_RD32(par->PRAMDAC0, 0x0574);
177 if (pll & 0x80000000) {
178 MB = pll & 0xFF;
179 NB = (pll >> 8) & 0xFF;
180 } else {
181 MB = 1;
182 NB = 1;
183 }
184 *MClk = ((N * NB * par->CrystalFreqKHz) / (M * MB)) >> P;
185
186 pll = NV_RD32(par->PRAMDAC0, 0x0500);
187 M = pll & 0xFF;
188 N = (pll >> 8) & 0xFF;
189 P = (pll >> 16) & 0x0F;
190 pll = NV_RD32(par->PRAMDAC0, 0x0570);
191 if (pll & 0x80000000) {
192 MB = pll & 0xFF;
193 NB = (pll >> 8) & 0xFF;
194 } else {
195 MB = 1;
196 NB = 1;
197 }
198 *NVClk = ((N * NB * par->CrystalFreqKHz) / (M * MB)) >> P;
199 } else
200 if (((par->Chipset & 0x0ff0) == 0x0300) ||
201 ((par->Chipset & 0x0ff0) == 0x0330)) {
202 pll = NV_RD32(par->PRAMDAC0, 0x0504);
203 M = pll & 0x0F;
204 N = (pll >> 8) & 0xFF;
205 P = (pll >> 16) & 0x07;
206 if (pll & 0x00000080) {
207 MB = (pll >> 4) & 0x07;
208 NB = (pll >> 19) & 0x1f;
209 } else {
210 MB = 1;
211 NB = 1;
212 }
213 *MClk = ((N * NB * par->CrystalFreqKHz) / (M * MB)) >> P;
214
215 pll = NV_RD32(par->PRAMDAC0, 0x0500);
216 M = pll & 0x0F;
217 N = (pll >> 8) & 0xFF;
218 P = (pll >> 16) & 0x07;
219 if (pll & 0x00000080) {
220 MB = (pll >> 4) & 0x07;
221 NB = (pll >> 19) & 0x1f;
222 } else {
223 MB = 1;
224 NB = 1;
225 }
226 *NVClk = ((N * NB * par->CrystalFreqKHz) / (M * MB)) >> P;
227 } else {
228 pll = NV_RD32(par->PRAMDAC0, 0x0504);
229 M = pll & 0xFF;
230 N = (pll >> 8) & 0xFF;
231 P = (pll >> 16) & 0x0F;
232 *MClk = (N * par->CrystalFreqKHz / M) >> P;
233
234 pll = NV_RD32(par->PRAMDAC0, 0x0500);
235 M = pll & 0xFF;
236 N = (pll >> 8) & 0xFF;
237 P = (pll >> 16) & 0x0F;
238 *NVClk = (N * par->CrystalFreqKHz / M) >> P;
239 }
240 }
241
242 static void nv4CalcArbitration(nv4_fifo_info * fifo, nv4_sim_state * arb)
243 {
244 int data, pagemiss, cas, width, video_enable, bpp;
245 int nvclks, mclks, pclks, vpagemiss, crtpagemiss, vbs;
246 int found, mclk_extra, mclk_loop, cbs, m1, p1;
247 int mclk_freq, pclk_freq, nvclk_freq, mp_enable;
248 int us_m, us_n, us_p, video_drain_rate, crtc_drain_rate;
249 int vpm_us, us_video, vlwm, video_fill_us, cpm_us, us_crt, clwm;
250
251 fifo->valid = 1;
252 pclk_freq = arb->pclk_khz;
253 mclk_freq = arb->mclk_khz;
254 nvclk_freq = arb->nvclk_khz;
255 pagemiss = arb->mem_page_miss;
256 cas = arb->mem_latency;
257 width = arb->memory_width >> 6;
258 video_enable = arb->enable_video;
259 bpp = arb->pix_bpp;
260 mp_enable = arb->enable_mp;
261 clwm = 0;
262 vlwm = 0;
263 cbs = 128;
264 pclks = 2;
265 nvclks = 2;
266 nvclks += 2;
267 nvclks += 1;
268 mclks = 5;
269 mclks += 3;
270 mclks += 1;
271 mclks += cas;
272 mclks += 1;
273 mclks += 1;
274 mclks += 1;
275 mclks += 1;
276 mclk_extra = 3;
277 nvclks += 2;
278 nvclks += 1;
279 nvclks += 1;
280 nvclks += 1;
281 if (mp_enable)
282 mclks += 4;
283 nvclks += 0;
284 pclks += 0;
285 found = 0;
286 vbs = 0;
287 while (found != 1) {
288 fifo->valid = 1;
289 found = 1;
290 mclk_loop = mclks + mclk_extra;
291 us_m = mclk_loop * 1000 * 1000 / mclk_freq;
292 us_n = nvclks * 1000 * 1000 / nvclk_freq;
293 us_p = nvclks * 1000 * 1000 / pclk_freq;
294 if (video_enable) {
295 video_drain_rate = pclk_freq * 2;
296 crtc_drain_rate = pclk_freq * bpp / 8;
297 vpagemiss = 2;
298 vpagemiss += 1;
299 crtpagemiss = 2;
300 vpm_us =
301 (vpagemiss * pagemiss) * 1000 * 1000 / mclk_freq;
302 if (nvclk_freq * 2 > mclk_freq * width)
303 video_fill_us =
304 cbs * 1000 * 1000 / 16 / nvclk_freq;
305 else
306 video_fill_us =
307 cbs * 1000 * 1000 / (8 * width) /
308 mclk_freq;
309 us_video = vpm_us + us_m + us_n + us_p + video_fill_us;
310 vlwm = us_video * video_drain_rate / (1000 * 1000);
311 vlwm++;
312 vbs = 128;
313 if (vlwm > 128)
314 vbs = 64;
315 if (vlwm > (256 - 64))
316 vbs = 32;
317 if (nvclk_freq * 2 > mclk_freq * width)
318 video_fill_us =
319 vbs * 1000 * 1000 / 16 / nvclk_freq;
320 else
321 video_fill_us =
322 vbs * 1000 * 1000 / (8 * width) /
323 mclk_freq;
324 cpm_us =
325 crtpagemiss * pagemiss * 1000 * 1000 / mclk_freq;
326 us_crt =
327 us_video + video_fill_us + cpm_us + us_m + us_n +
328 us_p;
329 clwm = us_crt * crtc_drain_rate / (1000 * 1000);
330 clwm++;
331 } else {
332 crtc_drain_rate = pclk_freq * bpp / 8;
333 crtpagemiss = 2;
334 crtpagemiss += 1;
335 cpm_us =
336 crtpagemiss * pagemiss * 1000 * 1000 / mclk_freq;
337 us_crt = cpm_us + us_m + us_n + us_p;
338 clwm = us_crt * crtc_drain_rate / (1000 * 1000);
339 clwm++;
340 }
341 m1 = clwm + cbs - 512;
342 p1 = m1 * pclk_freq / mclk_freq;
343 p1 = p1 * bpp / 8;
344 if ((p1 < m1) && (m1 > 0)) {
345 fifo->valid = 0;
346 found = 0;
347 if (mclk_extra == 0)
348 found = 1;
349 mclk_extra--;
350 } else if (video_enable) {
351 if ((clwm > 511) || (vlwm > 255)) {
352 fifo->valid = 0;
353 found = 0;
354 if (mclk_extra == 0)
355 found = 1;
356 mclk_extra--;
357 }
358 } else {
359 if (clwm > 519) {
360 fifo->valid = 0;
361 found = 0;
362 if (mclk_extra == 0)
363 found = 1;
364 mclk_extra--;
365 }
366 }
367 if (clwm < 384)
368 clwm = 384;
369 if (vlwm < 128)
370 vlwm = 128;
371 data = (int)(clwm);
372 fifo->graphics_lwm = data;
373 fifo->graphics_burst_size = 128;
374 data = (int)((vlwm + 15));
375 fifo->video_lwm = data;
376 fifo->video_burst_size = vbs;
377 }
378 }
379
380 static void nv4UpdateArbitrationSettings(unsigned VClk,
381 unsigned pixelDepth,
382 unsigned *burst,
383 unsigned *lwm, struct nvidia_par *par)
384 {
385 nv4_fifo_info fifo_data;
386 nv4_sim_state sim_data;
387 unsigned int MClk, NVClk, cfg1;
388
389 nvGetClocks(par, &MClk, &NVClk);
390
391 cfg1 = NV_RD32(par->PFB, 0x00000204);
392 sim_data.pix_bpp = (char)pixelDepth;
393 sim_data.enable_video = 0;
394 sim_data.enable_mp = 0;
395 sim_data.memory_width = (NV_RD32(par->PEXTDEV, 0x0000) & 0x10) ?
396 128 : 64;
397 sim_data.mem_latency = (char)cfg1 & 0x0F;
398 sim_data.mem_aligned = 1;
399 sim_data.mem_page_miss =
400 (char)(((cfg1 >> 4) & 0x0F) + ((cfg1 >> 31) & 0x01));
401 sim_data.gr_during_vid = 0;
402 sim_data.pclk_khz = VClk;
403 sim_data.mclk_khz = MClk;
404 sim_data.nvclk_khz = NVClk;
405 nv4CalcArbitration(&fifo_data, &sim_data);
406 if (fifo_data.valid) {
407 int b = fifo_data.graphics_burst_size >> 4;
408 *burst = 0;
409 while (b >>= 1)
410 (*burst)++;
411 *lwm = fifo_data.graphics_lwm >> 3;
412 }
413 }
414
415 static void nv10CalcArbitration(nv10_fifo_info * fifo, nv10_sim_state * arb)
416 {
417 int data, pagemiss, width, video_enable, bpp;
418 int nvclks, mclks, pclks, vpagemiss, crtpagemiss;
419 int nvclk_fill;
420 int found, mclk_extra, mclk_loop, cbs, m1;
421 int mclk_freq, pclk_freq, nvclk_freq, mp_enable;
422 int us_m, us_m_min, us_n, us_p, crtc_drain_rate;
423 int vus_m;
424 int vpm_us, us_video, cpm_us, us_crt, clwm;
425 int clwm_rnd_down;
426 int m2us, us_pipe_min, p1clk, p2;
427 int min_mclk_extra;
428 int us_min_mclk_extra;
429
430 fifo->valid = 1;
431 pclk_freq = arb->pclk_khz; /* freq in KHz */
432 mclk_freq = arb->mclk_khz;
433 nvclk_freq = arb->nvclk_khz;
434 pagemiss = arb->mem_page_miss;
435 width = arb->memory_width / 64;
436 video_enable = arb->enable_video;
437 bpp = arb->pix_bpp;
438 mp_enable = arb->enable_mp;
439 clwm = 0;
440
441 cbs = 512;
442
443 pclks = 4; /* lwm detect. */
444
445 nvclks = 3; /* lwm -> sync. */
446 nvclks += 2; /* fbi bus cycles (1 req + 1 busy) */
447 /* 2 edge sync. may be very close to edge so just put one. */
448 mclks = 1;
449 mclks += 1; /* arb_hp_req */
450 mclks += 5; /* ap_hp_req tiling pipeline */
451
452 mclks += 2; /* tc_req latency fifo */
453 mclks += 2; /* fb_cas_n_ memory request to fbio block */
454 mclks += 7; /* sm_d_rdv data returned from fbio block */
455
456 /* fb.rd.d.Put_gc need to accumulate 256 bits for read */
457 if (arb->memory_type == 0)
458 if (arb->memory_width == 64) /* 64 bit bus */
459 mclks += 4;
460 else
461 mclks += 2;
462 else if (arb->memory_width == 64) /* 64 bit bus */
463 mclks += 2;
464 else
465 mclks += 1;
466
467 if ((!video_enable) && (arb->memory_width == 128)) {
468 mclk_extra = (bpp == 32) ? 31 : 42; /* Margin of error */
469 min_mclk_extra = 17;
470 } else {
471 mclk_extra = (bpp == 32) ? 8 : 4; /* Margin of error */
472 /* mclk_extra = 4; *//* Margin of error */
473 min_mclk_extra = 18;
474 }
475
476 /* 2 edge sync. may be very close to edge so just put one. */
477 nvclks += 1;
478 nvclks += 1; /* fbi_d_rdv_n */
479 nvclks += 1; /* Fbi_d_rdata */
480 nvclks += 1; /* crtfifo load */
481
482 if (mp_enable)
483 mclks += 4; /* Mp can get in with a burst of 8. */
484 /* Extra clocks determined by heuristics */
485
486 nvclks += 0;
487 pclks += 0;
488 found = 0;
489 while (found != 1) {
490 fifo->valid = 1;
491 found = 1;
492 mclk_loop = mclks + mclk_extra;
493 /* Mclk latency in us */
494 us_m = mclk_loop * 1000 * 1000 / mclk_freq;
495 /* Minimum Mclk latency in us */
496 us_m_min = mclks * 1000 * 1000 / mclk_freq;
497 us_min_mclk_extra = min_mclk_extra * 1000 * 1000 / mclk_freq;
498 /* nvclk latency in us */
499 us_n = nvclks * 1000 * 1000 / nvclk_freq;
500 /* nvclk latency in us */
501 us_p = pclks * 1000 * 1000 / pclk_freq;
502 us_pipe_min = us_m_min + us_n + us_p;
503
504 /* Mclk latency in us */
505 vus_m = mclk_loop * 1000 * 1000 / mclk_freq;
506
507 if (video_enable) {
508 crtc_drain_rate = pclk_freq * bpp / 8; /* MB/s */
509
510 vpagemiss = 1; /* self generating page miss */
511 vpagemiss += 1; /* One higher priority before */
512
513 crtpagemiss = 2; /* self generating page miss */
514 if (mp_enable)
515 crtpagemiss += 1; /* if MA0 conflict */
516
517 vpm_us =
518 (vpagemiss * pagemiss) * 1000 * 1000 / mclk_freq;
519
520 /* Video has separate read return path */
521 us_video = vpm_us + vus_m;
522
523 cpm_us =
524 crtpagemiss * pagemiss * 1000 * 1000 / mclk_freq;
525 /* Wait for video */
526 us_crt = us_video
527 + cpm_us /* CRT Page miss */
528 + us_m + us_n + us_p /* other latency */
529 ;
530
531 clwm = us_crt * crtc_drain_rate / (1000 * 1000);
532 /* fixed point <= float_point - 1. Fixes that */
533 clwm++;
534 } else {
535 /* bpp * pclk/8 */
536 crtc_drain_rate = pclk_freq * bpp / 8;
537
538 crtpagemiss = 1; /* self generating page miss */
539 crtpagemiss += 1; /* MA0 page miss */
540 if (mp_enable)
541 crtpagemiss += 1; /* if MA0 conflict */
542 cpm_us =
543 crtpagemiss * pagemiss * 1000 * 1000 / mclk_freq;
544 us_crt = cpm_us + us_m + us_n + us_p;
545 clwm = us_crt * crtc_drain_rate / (1000 * 1000);
546 /* fixed point <= float_point - 1. Fixes that */
547 clwm++;
548
549 /* Finally, a heuristic check when width == 64 bits */
550 if (width == 1) {
551 nvclk_fill = nvclk_freq * 8;
552 if (crtc_drain_rate * 100 >= nvclk_fill * 102)
553 /*Large number to fail */
554 clwm = 0xfff;
555
556 else if (crtc_drain_rate * 100 >=
557 nvclk_fill * 98) {
558 clwm = 1024;
559 cbs = 512;
560 }
561 }
562 }
563
564 /*
565 Overfill check:
566 */
567
568 clwm_rnd_down = ((int)clwm / 8) * 8;
569 if (clwm_rnd_down < clwm)
570 clwm += 8;
571
572 m1 = clwm + cbs - 1024; /* Amount of overfill */
573 m2us = us_pipe_min + us_min_mclk_extra;
574
575 /* pclk cycles to drain */
576 p1clk = m2us * pclk_freq / (1000 * 1000);
577 p2 = p1clk * bpp / 8; /* bytes drained. */
578
579 if ((p2 < m1) && (m1 > 0)) {
580 fifo->valid = 0;
581 found = 0;
582 if (min_mclk_extra == 0) {
583 if (cbs <= 32) {
584 /* Can't adjust anymore! */
585 found = 1;
586 } else {
587 /* reduce the burst size */
588 cbs = cbs / 2;
589 }
590 } else {
591 min_mclk_extra--;
592 }
593 } else {
594 if (clwm > 1023) { /* Have some margin */
595 fifo->valid = 0;
596 found = 0;
597 if (min_mclk_extra == 0)
598 /* Can't adjust anymore! */
599 found = 1;
600 else
601 min_mclk_extra--;
602 }
603 }
604
605 if (clwm < (1024 - cbs + 8))
606 clwm = 1024 - cbs + 8;
607 data = (int)(clwm);
608 /* printf("CRT LWM: %f bytes, prog: 0x%x, bs: 256\n",
609 clwm, data ); */
610 fifo->graphics_lwm = data;
611 fifo->graphics_burst_size = cbs;
612
613 fifo->video_lwm = 1024;
614 fifo->video_burst_size = 512;
615 }
616 }
617
618 static void nv10UpdateArbitrationSettings(unsigned VClk,
619 unsigned pixelDepth,
620 unsigned *burst,
621 unsigned *lwm,
622 struct nvidia_par *par)
623 {
624 nv10_fifo_info fifo_data;
625 nv10_sim_state sim_data;
626 unsigned int MClk, NVClk, cfg1;
627
628 nvGetClocks(par, &MClk, &NVClk);
629
630 cfg1 = NV_RD32(par->PFB, 0x0204);
631 sim_data.pix_bpp = (char)pixelDepth;
632 sim_data.enable_video = 1;
633 sim_data.enable_mp = 0;
634 sim_data.memory_type = (NV_RD32(par->PFB, 0x0200) & 0x01) ? 1 : 0;
635 sim_data.memory_width = (NV_RD32(par->PEXTDEV, 0x0000) & 0x10) ?
636 128 : 64;
637 sim_data.mem_latency = (char)cfg1 & 0x0F;
638 sim_data.mem_aligned = 1;
639 sim_data.mem_page_miss =
640 (char)(((cfg1 >> 4) & 0x0F) + ((cfg1 >> 31) & 0x01));
641 sim_data.gr_during_vid = 0;
642 sim_data.pclk_khz = VClk;
643 sim_data.mclk_khz = MClk;
644 sim_data.nvclk_khz = NVClk;
645 nv10CalcArbitration(&fifo_data, &sim_data);
646 if (fifo_data.valid) {
647 int b = fifo_data.graphics_burst_size >> 4;
648 *burst = 0;
649 while (b >>= 1)
650 (*burst)++;
651 *lwm = fifo_data.graphics_lwm >> 3;
652 }
653 }
654
655 static void nv30UpdateArbitrationSettings (
656 struct nvidia_par *par,
657 unsigned int *burst,
658 unsigned int *lwm
659 )
660 {
661 unsigned int MClk, NVClk;
662 unsigned int fifo_size, burst_size, graphics_lwm;
663
664 fifo_size = 2048;
665 burst_size = 512;
666 graphics_lwm = fifo_size - burst_size;
667
668 nvGetClocks(par, &MClk, &NVClk);
669
670 *burst = 0;
671 burst_size >>= 5;
672 while(burst_size >>= 1) (*burst)++;
673 *lwm = graphics_lwm >> 3;
674 }
675
676 static void nForceUpdateArbitrationSettings(unsigned VClk,
677 unsigned pixelDepth,
678 unsigned *burst,
679 unsigned *lwm,
680 struct nvidia_par *par)
681 {
682 nv10_fifo_info fifo_data;
683 nv10_sim_state sim_data;
684 unsigned int M, N, P, pll, MClk, NVClk, memctrl;
685 struct pci_dev *dev;
686
687 if ((par->Chipset & 0x0FF0) == 0x01A0) {
688 unsigned int uMClkPostDiv;
689 dev = pci_get_bus_and_slot(0, 3);
690 pci_read_config_dword(dev, 0x6C, &uMClkPostDiv);
691 uMClkPostDiv = (uMClkPostDiv >> 8) & 0xf;
692
693 if (!uMClkPostDiv)
694 uMClkPostDiv = 4;
695 MClk = 400000 / uMClkPostDiv;
696 } else {
697 dev = pci_get_bus_and_slot(0, 5);
698 pci_read_config_dword(dev, 0x4c, &MClk);
699 MClk /= 1000;
700 }
701 pci_dev_put(dev);
702 pll = NV_RD32(par->PRAMDAC0, 0x0500);
703 M = (pll >> 0) & 0xFF;
704 N = (pll >> 8) & 0xFF;
705 P = (pll >> 16) & 0x0F;
706 NVClk = (N * par->CrystalFreqKHz / M) >> P;
707 sim_data.pix_bpp = (char)pixelDepth;
708 sim_data.enable_video = 0;
709 sim_data.enable_mp = 0;
710 dev = pci_get_bus_and_slot(0, 1);
711 pci_read_config_dword(dev, 0x7C, &sim_data.memory_type);
712 pci_dev_put(dev);
713 sim_data.memory_type = (sim_data.memory_type >> 12) & 1;
714 sim_data.memory_width = 64;
715
716 dev = pci_get_bus_and_slot(0, 3);
717 pci_read_config_dword(dev, 0, &memctrl);
718 pci_dev_put(dev);
719 memctrl >>= 16;
720
721 if ((memctrl == 0x1A9) || (memctrl == 0x1AB) || (memctrl == 0x1ED)) {
722 int dimm[3];
723
724 dev = pci_get_bus_and_slot(0, 2);
725 pci_read_config_dword(dev, 0x40, &dimm[0]);
726 dimm[0] = (dimm[0] >> 8) & 0x4f;
727 pci_read_config_dword(dev, 0x44, &dimm[1]);
728 dimm[1] = (dimm[1] >> 8) & 0x4f;
729 pci_read_config_dword(dev, 0x48, &dimm[2]);
730 dimm[2] = (dimm[2] >> 8) & 0x4f;
731
732 if ((dimm[0] + dimm[1]) != dimm[2]) {
733 printk("nvidiafb: your nForce DIMMs are not arranged "
734 "in optimal banks!\n");
735 }
736 pci_dev_put(dev);
737 }
738
739 sim_data.mem_latency = 3;
740 sim_data.mem_aligned = 1;
741 sim_data.mem_page_miss = 10;
742 sim_data.gr_during_vid = 0;
743 sim_data.pclk_khz = VClk;
744 sim_data.mclk_khz = MClk;
745 sim_data.nvclk_khz = NVClk;
746 nv10CalcArbitration(&fifo_data, &sim_data);
747 if (fifo_data.valid) {
748 int b = fifo_data.graphics_burst_size >> 4;
749 *burst = 0;
750 while (b >>= 1)
751 (*burst)++;
752 *lwm = fifo_data.graphics_lwm >> 3;
753 }
754 }
755
756 /****************************************************************************\
757 * *
758 * RIVA Mode State Routines *
759 * *
760 \****************************************************************************/
761
762 /*
763 * Calculate the Video Clock parameters for the PLL.
764 */
765 static void CalcVClock(int clockIn,
766 int *clockOut, u32 * pllOut, struct nvidia_par *par)
767 {
768 unsigned lowM, highM;
769 unsigned DeltaNew, DeltaOld;
770 unsigned VClk, Freq;
771 unsigned M, N, P;
772
773 DeltaOld = 0xFFFFFFFF;
774
775 VClk = (unsigned)clockIn;
776
777 if (par->CrystalFreqKHz == 13500) {
778 lowM = 7;
779 highM = 13;
780 } else {
781 lowM = 8;
782 highM = 14;
783 }
784
785 for (P = 0; P <= 4; P++) {
786 Freq = VClk << P;
787 if ((Freq >= 128000) && (Freq <= 350000)) {
788 for (M = lowM; M <= highM; M++) {
789 N = ((VClk << P) * M) / par->CrystalFreqKHz;
790 if (N <= 255) {
791 Freq =
792 ((par->CrystalFreqKHz * N) /
793 M) >> P;
794 if (Freq > VClk)
795 DeltaNew = Freq - VClk;
796 else
797 DeltaNew = VClk - Freq;
798 if (DeltaNew < DeltaOld) {
799 *pllOut =
800 (P << 16) | (N << 8) | M;
801 *clockOut = Freq;
802 DeltaOld = DeltaNew;
803 }
804 }
805 }
806 }
807 }
808 }
809
810 static void CalcVClock2Stage(int clockIn,
811 int *clockOut,
812 u32 * pllOut,
813 u32 * pllBOut, struct nvidia_par *par)
814 {
815 unsigned DeltaNew, DeltaOld;
816 unsigned VClk, Freq;
817 unsigned M, N, P;
818
819 DeltaOld = 0xFFFFFFFF;
820
821 *pllBOut = 0x80000401; /* fixed at x4 for now */
822
823 VClk = (unsigned)clockIn;
824
825 for (P = 0; P <= 6; P++) {
826 Freq = VClk << P;
827 if ((Freq >= 400000) && (Freq <= 1000000)) {
828 for (M = 1; M <= 13; M++) {
829 N = ((VClk << P) * M) /
830 (par->CrystalFreqKHz << 2);
831 if ((N >= 5) && (N <= 255)) {
832 Freq =
833 (((par->CrystalFreqKHz << 2) * N) /
834 M) >> P;
835 if (Freq > VClk)
836 DeltaNew = Freq - VClk;
837 else
838 DeltaNew = VClk - Freq;
839 if (DeltaNew < DeltaOld) {
840 *pllOut =
841 (P << 16) | (N << 8) | M;
842 *clockOut = Freq;
843 DeltaOld = DeltaNew;
844 }
845 }
846 }
847 }
848 }
849 }
850
851 /*
852 * Calculate extended mode parameters (SVGA) and save in a
853 * mode state structure.
854 */
855 void NVCalcStateExt(struct nvidia_par *par,
856 RIVA_HW_STATE * state,
857 int bpp,
858 int width,
859 int hDisplaySize, int height, int dotClock, int flags)
860 {
861 int pixelDepth, VClk = 0;
862 /*
863 * Save mode parameters.
864 */
865 state->bpp = bpp; /* this is not bitsPerPixel, it's 8,15,16,32 */
866 state->width = width;
867 state->height = height;
868 /*
869 * Extended RIVA registers.
870 */
871 pixelDepth = (bpp + 1) / 8;
872 if (par->twoStagePLL)
873 CalcVClock2Stage(dotClock, &VClk, &state->pll, &state->pllB,
874 par);
875 else
876 CalcVClock(dotClock, &VClk, &state->pll, par);
877
878 switch (par->Architecture) {
879 case NV_ARCH_04:
880 nv4UpdateArbitrationSettings(VClk,
881 pixelDepth * 8,
882 &(state->arbitration0),
883 &(state->arbitration1), par);
884 state->cursor0 = 0x00;
885 state->cursor1 = 0xbC;
886 if (flags & FB_VMODE_DOUBLE)
887 state->cursor1 |= 2;
888 state->cursor2 = 0x00000000;
889 state->pllsel = 0x10000700;
890 state->config = 0x00001114;
891 state->general = bpp == 16 ? 0x00101100 : 0x00100100;
892 state->repaint1 = hDisplaySize < 1280 ? 0x04 : 0x00;
893 break;
894 case NV_ARCH_10:
895 case NV_ARCH_20:
896 case NV_ARCH_30:
897 default:
898 if ((par->Chipset & 0xfff0) == 0x0240) {
899 state->arbitration0 = 256;
900 state->arbitration1 = 0x0480;
901 } else if (((par->Chipset & 0xffff) == 0x01A0) ||
902 ((par->Chipset & 0xffff) == 0x01f0)) {
903 nForceUpdateArbitrationSettings(VClk,
904 pixelDepth * 8,
905 &(state->arbitration0),
906 &(state->arbitration1),
907 par);
908 } else if (par->Architecture < NV_ARCH_30) {
909 nv10UpdateArbitrationSettings(VClk,
910 pixelDepth * 8,
911 &(state->arbitration0),
912 &(state->arbitration1),
913 par);
914 } else {
915 nv30UpdateArbitrationSettings(par,
916 &(state->arbitration0),
917 &(state->arbitration1));
918 }
919
920 state->cursor0 = 0x80 | (par->CursorStart >> 17);
921 state->cursor1 = (par->CursorStart >> 11) << 2;
922 state->cursor2 = par->CursorStart >> 24;
923 if (flags & FB_VMODE_DOUBLE)
924 state->cursor1 |= 2;
925 state->pllsel = 0x10000700;
926 state->config = NV_RD32(par->PFB, 0x00000200);
927 state->general = bpp == 16 ? 0x00101100 : 0x00100100;
928 state->repaint1 = hDisplaySize < 1280 ? 0x04 : 0x00;
929 break;
930 }
931
932 if (bpp != 8) /* DirectColor */
933 state->general |= 0x00000030;
934
935 state->repaint0 = (((width / 8) * pixelDepth) & 0x700) >> 3;
936 state->pixel = (pixelDepth > 2) ? 3 : pixelDepth;
937 }
938
939 void NVLoadStateExt(struct nvidia_par *par, RIVA_HW_STATE * state)
940 {
941 int i;
942
943 NV_WR32(par->PMC, 0x0140, 0x00000000);
944 NV_WR32(par->PMC, 0x0200, 0xFFFF00FF);
945 NV_WR32(par->PMC, 0x0200, 0xFFFFFFFF);
946
947 NV_WR32(par->PTIMER, 0x0200 * 4, 0x00000008);
948 NV_WR32(par->PTIMER, 0x0210 * 4, 0x00000003);
949 NV_WR32(par->PTIMER, 0x0140 * 4, 0x00000000);
950 NV_WR32(par->PTIMER, 0x0100 * 4, 0xFFFFFFFF);
951
952 if (par->Architecture == NV_ARCH_04) {
953 NV_WR32(par->PFB, 0x0200, state->config);
954 } else if ((par->Architecture < NV_ARCH_40) ||
955 (par->Chipset & 0xfff0) == 0x0040) {
956 for (i = 0; i < 8; i++) {
957 NV_WR32(par->PFB, 0x0240 + (i * 0x10), 0);
958 NV_WR32(par->PFB, 0x0244 + (i * 0x10),
959 par->FbMapSize - 1);
960 }
961 } else {
962 int regions = 12;
963
964 if (((par->Chipset & 0xfff0) == 0x0090) ||
965 ((par->Chipset & 0xfff0) == 0x01D0) ||
966 ((par->Chipset & 0xfff0) == 0x0290))
967 regions = 15;
968 for(i = 0; i < regions; i++) {
969 NV_WR32(par->PFB, 0x0600 + (i * 0x10), 0);
970 NV_WR32(par->PFB, 0x0604 + (i * 0x10),
971 par->FbMapSize - 1);
972 }
973 }
974
975 if (par->Architecture >= NV_ARCH_40) {
976 NV_WR32(par->PRAMIN, 0x0000 * 4, 0x80000010);
977 NV_WR32(par->PRAMIN, 0x0001 * 4, 0x00101202);
978 NV_WR32(par->PRAMIN, 0x0002 * 4, 0x80000011);
979 NV_WR32(par->PRAMIN, 0x0003 * 4, 0x00101204);
980 NV_WR32(par->PRAMIN, 0x0004 * 4, 0x80000012);
981 NV_WR32(par->PRAMIN, 0x0005 * 4, 0x00101206);
982 NV_WR32(par->PRAMIN, 0x0006 * 4, 0x80000013);
983 NV_WR32(par->PRAMIN, 0x0007 * 4, 0x00101208);
984 NV_WR32(par->PRAMIN, 0x0008 * 4, 0x80000014);
985 NV_WR32(par->PRAMIN, 0x0009 * 4, 0x0010120A);
986 NV_WR32(par->PRAMIN, 0x000A * 4, 0x80000015);
987 NV_WR32(par->PRAMIN, 0x000B * 4, 0x0010120C);
988 NV_WR32(par->PRAMIN, 0x000C * 4, 0x80000016);
989 NV_WR32(par->PRAMIN, 0x000D * 4, 0x0010120E);
990 NV_WR32(par->PRAMIN, 0x000E * 4, 0x80000017);
991 NV_WR32(par->PRAMIN, 0x000F * 4, 0x00101210);
992 NV_WR32(par->PRAMIN, 0x0800 * 4, 0x00003000);
993 NV_WR32(par->PRAMIN, 0x0801 * 4, par->FbMapSize - 1);
994 NV_WR32(par->PRAMIN, 0x0802 * 4, 0x00000002);
995 NV_WR32(par->PRAMIN, 0x0808 * 4, 0x02080062);
996 NV_WR32(par->PRAMIN, 0x0809 * 4, 0x00000000);
997 NV_WR32(par->PRAMIN, 0x080A * 4, 0x00001200);
998 NV_WR32(par->PRAMIN, 0x080B * 4, 0x00001200);
999 NV_WR32(par->PRAMIN, 0x080C * 4, 0x00000000);
1000 NV_WR32(par->PRAMIN, 0x080D * 4, 0x00000000);
1001 NV_WR32(par->PRAMIN, 0x0810 * 4, 0x02080043);
1002 NV_WR32(par->PRAMIN, 0x0811 * 4, 0x00000000);
1003 NV_WR32(par->PRAMIN, 0x0812 * 4, 0x00000000);
1004 NV_WR32(par->PRAMIN, 0x0813 * 4, 0x00000000);
1005 NV_WR32(par->PRAMIN, 0x0814 * 4, 0x00000000);
1006 NV_WR32(par->PRAMIN, 0x0815 * 4, 0x00000000);
1007 NV_WR32(par->PRAMIN, 0x0818 * 4, 0x02080044);
1008 NV_WR32(par->PRAMIN, 0x0819 * 4, 0x02000000);
1009 NV_WR32(par->PRAMIN, 0x081A * 4, 0x00000000);
1010 NV_WR32(par->PRAMIN, 0x081B * 4, 0x00000000);
1011 NV_WR32(par->PRAMIN, 0x081C * 4, 0x00000000);
1012 NV_WR32(par->PRAMIN, 0x081D * 4, 0x00000000);
1013 NV_WR32(par->PRAMIN, 0x0820 * 4, 0x02080019);
1014 NV_WR32(par->PRAMIN, 0x0821 * 4, 0x00000000);
1015 NV_WR32(par->PRAMIN, 0x0822 * 4, 0x00000000);
1016 NV_WR32(par->PRAMIN, 0x0823 * 4, 0x00000000);
1017 NV_WR32(par->PRAMIN, 0x0824 * 4, 0x00000000);
1018 NV_WR32(par->PRAMIN, 0x0825 * 4, 0x00000000);
1019 NV_WR32(par->PRAMIN, 0x0828 * 4, 0x020A005C);
1020 NV_WR32(par->PRAMIN, 0x0829 * 4, 0x00000000);
1021 NV_WR32(par->PRAMIN, 0x082A * 4, 0x00000000);
1022 NV_WR32(par->PRAMIN, 0x082B * 4, 0x00000000);
1023 NV_WR32(par->PRAMIN, 0x082C * 4, 0x00000000);
1024 NV_WR32(par->PRAMIN, 0x082D * 4, 0x00000000);
1025 NV_WR32(par->PRAMIN, 0x0830 * 4, 0x0208009F);
1026 NV_WR32(par->PRAMIN, 0x0831 * 4, 0x00000000);
1027 NV_WR32(par->PRAMIN, 0x0832 * 4, 0x00001200);
1028 NV_WR32(par->PRAMIN, 0x0833 * 4, 0x00001200);
1029 NV_WR32(par->PRAMIN, 0x0834 * 4, 0x00000000);
1030 NV_WR32(par->PRAMIN, 0x0835 * 4, 0x00000000);
1031 NV_WR32(par->PRAMIN, 0x0838 * 4, 0x0208004A);
1032 NV_WR32(par->PRAMIN, 0x0839 * 4, 0x02000000);
1033 NV_WR32(par->PRAMIN, 0x083A * 4, 0x00000000);
1034 NV_WR32(par->PRAMIN, 0x083B * 4, 0x00000000);
1035 NV_WR32(par->PRAMIN, 0x083C * 4, 0x00000000);
1036 NV_WR32(par->PRAMIN, 0x083D * 4, 0x00000000);
1037 NV_WR32(par->PRAMIN, 0x0840 * 4, 0x02080077);
1038 NV_WR32(par->PRAMIN, 0x0841 * 4, 0x00000000);
1039 NV_WR32(par->PRAMIN, 0x0842 * 4, 0x00001200);
1040 NV_WR32(par->PRAMIN, 0x0843 * 4, 0x00001200);
1041 NV_WR32(par->PRAMIN, 0x0844 * 4, 0x00000000);
1042 NV_WR32(par->PRAMIN, 0x0845 * 4, 0x00000000);
1043 NV_WR32(par->PRAMIN, 0x084C * 4, 0x00003002);
1044 NV_WR32(par->PRAMIN, 0x084D * 4, 0x00007FFF);
1045 NV_WR32(par->PRAMIN, 0x084E * 4,
1046 par->FbUsableSize | 0x00000002);
1047
1048 #ifdef __BIG_ENDIAN
1049 NV_WR32(par->PRAMIN, 0x080A * 4,
1050 NV_RD32(par->PRAMIN, 0x080A * 4) | 0x01000000);
1051 NV_WR32(par->PRAMIN, 0x0812 * 4,
1052 NV_RD32(par->PRAMIN, 0x0812 * 4) | 0x01000000);
1053 NV_WR32(par->PRAMIN, 0x081A * 4,
1054 NV_RD32(par->PRAMIN, 0x081A * 4) | 0x01000000);
1055 NV_WR32(par->PRAMIN, 0x0822 * 4,
1056 NV_RD32(par->PRAMIN, 0x0822 * 4) | 0x01000000);
1057 NV_WR32(par->PRAMIN, 0x082A * 4,
1058 NV_RD32(par->PRAMIN, 0x082A * 4) | 0x01000000);
1059 NV_WR32(par->PRAMIN, 0x0832 * 4,
1060 NV_RD32(par->PRAMIN, 0x0832 * 4) | 0x01000000);
1061 NV_WR32(par->PRAMIN, 0x083A * 4,
1062 NV_RD32(par->PRAMIN, 0x083A * 4) | 0x01000000);
1063 NV_WR32(par->PRAMIN, 0x0842 * 4,
1064 NV_RD32(par->PRAMIN, 0x0842 * 4) | 0x01000000);
1065 NV_WR32(par->PRAMIN, 0x0819 * 4, 0x01000000);
1066 NV_WR32(par->PRAMIN, 0x0839 * 4, 0x01000000);
1067 #endif
1068 } else {
1069 NV_WR32(par->PRAMIN, 0x0000 * 4, 0x80000010);
1070 NV_WR32(par->PRAMIN, 0x0001 * 4, 0x80011201);
1071 NV_WR32(par->PRAMIN, 0x0002 * 4, 0x80000011);
1072 NV_WR32(par->PRAMIN, 0x0003 * 4, 0x80011202);
1073 NV_WR32(par->PRAMIN, 0x0004 * 4, 0x80000012);
1074 NV_WR32(par->PRAMIN, 0x0005 * 4, 0x80011203);
1075 NV_WR32(par->PRAMIN, 0x0006 * 4, 0x80000013);
1076 NV_WR32(par->PRAMIN, 0x0007 * 4, 0x80011204);
1077 NV_WR32(par->PRAMIN, 0x0008 * 4, 0x80000014);
1078 NV_WR32(par->PRAMIN, 0x0009 * 4, 0x80011205);
1079 NV_WR32(par->PRAMIN, 0x000A * 4, 0x80000015);
1080 NV_WR32(par->PRAMIN, 0x000B * 4, 0x80011206);
1081 NV_WR32(par->PRAMIN, 0x000C * 4, 0x80000016);
1082 NV_WR32(par->PRAMIN, 0x000D * 4, 0x80011207);
1083 NV_WR32(par->PRAMIN, 0x000E * 4, 0x80000017);
1084 NV_WR32(par->PRAMIN, 0x000F * 4, 0x80011208);
1085 NV_WR32(par->PRAMIN, 0x0800 * 4, 0x00003000);
1086 NV_WR32(par->PRAMIN, 0x0801 * 4, par->FbMapSize - 1);
1087 NV_WR32(par->PRAMIN, 0x0802 * 4, 0x00000002);
1088 NV_WR32(par->PRAMIN, 0x0803 * 4, 0x00000002);
1089 if (par->Architecture >= NV_ARCH_10)
1090 NV_WR32(par->PRAMIN, 0x0804 * 4, 0x01008062);
1091 else
1092 NV_WR32(par->PRAMIN, 0x0804 * 4, 0x01008042);
1093 NV_WR32(par->PRAMIN, 0x0805 * 4, 0x00000000);
1094 NV_WR32(par->PRAMIN, 0x0806 * 4, 0x12001200);
1095 NV_WR32(par->PRAMIN, 0x0807 * 4, 0x00000000);
1096 NV_WR32(par->PRAMIN, 0x0808 * 4, 0x01008043);
1097 NV_WR32(par->PRAMIN, 0x0809 * 4, 0x00000000);
1098 NV_WR32(par->PRAMIN, 0x080A * 4, 0x00000000);
1099 NV_WR32(par->PRAMIN, 0x080B * 4, 0x00000000);
1100 NV_WR32(par->PRAMIN, 0x080C * 4, 0x01008044);
1101 NV_WR32(par->PRAMIN, 0x080D * 4, 0x00000002);
1102 NV_WR32(par->PRAMIN, 0x080E * 4, 0x00000000);
1103 NV_WR32(par->PRAMIN, 0x080F * 4, 0x00000000);
1104 NV_WR32(par->PRAMIN, 0x0810 * 4, 0x01008019);
1105 NV_WR32(par->PRAMIN, 0x0811 * 4, 0x00000000);
1106 NV_WR32(par->PRAMIN, 0x0812 * 4, 0x00000000);
1107 NV_WR32(par->PRAMIN, 0x0813 * 4, 0x00000000);
1108 NV_WR32(par->PRAMIN, 0x0814 * 4, 0x0100A05C);
1109 NV_WR32(par->PRAMIN, 0x0815 * 4, 0x00000000);
1110 NV_WR32(par->PRAMIN, 0x0816 * 4, 0x00000000);
1111 NV_WR32(par->PRAMIN, 0x0817 * 4, 0x00000000);
1112 if (par->WaitVSyncPossible)
1113 NV_WR32(par->PRAMIN, 0x0818 * 4, 0x0100809F);
1114 else
1115 NV_WR32(par->PRAMIN, 0x0818 * 4, 0x0100805F);
1116 NV_WR32(par->PRAMIN, 0x0819 * 4, 0x00000000);
1117 NV_WR32(par->PRAMIN, 0x081A * 4, 0x12001200);
1118 NV_WR32(par->PRAMIN, 0x081B * 4, 0x00000000);
1119 NV_WR32(par->PRAMIN, 0x081C * 4, 0x0100804A);
1120 NV_WR32(par->PRAMIN, 0x081D * 4, 0x00000002);
1121 NV_WR32(par->PRAMIN, 0x081E * 4, 0x00000000);
1122 NV_WR32(par->PRAMIN, 0x081F * 4, 0x00000000);
1123 NV_WR32(par->PRAMIN, 0x0820 * 4, 0x01018077);
1124 NV_WR32(par->PRAMIN, 0x0821 * 4, 0x00000000);
1125 NV_WR32(par->PRAMIN, 0x0822 * 4, 0x12001200);
1126 NV_WR32(par->PRAMIN, 0x0823 * 4, 0x00000000);
1127 NV_WR32(par->PRAMIN, 0x0824 * 4, 0x00003002);
1128 NV_WR32(par->PRAMIN, 0x0825 * 4, 0x00007FFF);
1129 NV_WR32(par->PRAMIN, 0x0826 * 4,
1130 par->FbUsableSize | 0x00000002);
1131 NV_WR32(par->PRAMIN, 0x0827 * 4, 0x00000002);
1132 #ifdef __BIG_ENDIAN
1133 NV_WR32(par->PRAMIN, 0x0804 * 4,
1134 NV_RD32(par->PRAMIN, 0x0804 * 4) | 0x00080000);
1135 NV_WR32(par->PRAMIN, 0x0808 * 4,
1136 NV_RD32(par->PRAMIN, 0x0808 * 4) | 0x00080000);
1137 NV_WR32(par->PRAMIN, 0x080C * 4,
1138 NV_RD32(par->PRAMIN, 0x080C * 4) | 0x00080000);
1139 NV_WR32(par->PRAMIN, 0x0810 * 4,
1140 NV_RD32(par->PRAMIN, 0x0810 * 4) | 0x00080000);
1141 NV_WR32(par->PRAMIN, 0x0814 * 4,
1142 NV_RD32(par->PRAMIN, 0x0814 * 4) | 0x00080000);
1143 NV_WR32(par->PRAMIN, 0x0818 * 4,
1144 NV_RD32(par->PRAMIN, 0x0818 * 4) | 0x00080000);
1145 NV_WR32(par->PRAMIN, 0x081C * 4,
1146 NV_RD32(par->PRAMIN, 0x081C * 4) | 0x00080000);
1147 NV_WR32(par->PRAMIN, 0x0820 * 4,
1148 NV_RD32(par->PRAMIN, 0x0820 * 4) | 0x00080000);
1149 NV_WR32(par->PRAMIN, 0x080D * 4, 0x00000001);
1150 NV_WR32(par->PRAMIN, 0x081D * 4, 0x00000001);
1151 #endif
1152 }
1153 if (par->Architecture < NV_ARCH_10) {
1154 if ((par->Chipset & 0x0fff) == 0x0020) {
1155 NV_WR32(par->PRAMIN, 0x0824 * 4,
1156 NV_RD32(par->PRAMIN, 0x0824 * 4) | 0x00020000);
1157 NV_WR32(par->PRAMIN, 0x0826 * 4,
1158 NV_RD32(par->PRAMIN,
1159 0x0826 * 4) + par->FbAddress);
1160 }
1161 NV_WR32(par->PGRAPH, 0x0080, 0x000001FF);
1162 NV_WR32(par->PGRAPH, 0x0080, 0x1230C000);
1163 NV_WR32(par->PGRAPH, 0x0084, 0x72111101);
1164 NV_WR32(par->PGRAPH, 0x0088, 0x11D5F071);
1165 NV_WR32(par->PGRAPH, 0x008C, 0x0004FF31);
1166 NV_WR32(par->PGRAPH, 0x008C, 0x4004FF31);
1167 NV_WR32(par->PGRAPH, 0x0140, 0x00000000);
1168 NV_WR32(par->PGRAPH, 0x0100, 0xFFFFFFFF);
1169 NV_WR32(par->PGRAPH, 0x0170, 0x10010100);
1170 NV_WR32(par->PGRAPH, 0x0710, 0xFFFFFFFF);
1171 NV_WR32(par->PGRAPH, 0x0720, 0x00000001);
1172 NV_WR32(par->PGRAPH, 0x0810, 0x00000000);
1173 NV_WR32(par->PGRAPH, 0x0608, 0xFFFFFFFF);
1174 } else {
1175 NV_WR32(par->PGRAPH, 0x0080, 0xFFFFFFFF);
1176 NV_WR32(par->PGRAPH, 0x0080, 0x00000000);
1177
1178 NV_WR32(par->PGRAPH, 0x0140, 0x00000000);
1179 NV_WR32(par->PGRAPH, 0x0100, 0xFFFFFFFF);
1180 NV_WR32(par->PGRAPH, 0x0144, 0x10010100);
1181 NV_WR32(par->PGRAPH, 0x0714, 0xFFFFFFFF);
1182 NV_WR32(par->PGRAPH, 0x0720, 0x00000001);
1183 NV_WR32(par->PGRAPH, 0x0710,
1184 NV_RD32(par->PGRAPH, 0x0710) & 0x0007ff00);
1185 NV_WR32(par->PGRAPH, 0x0710,
1186 NV_RD32(par->PGRAPH, 0x0710) | 0x00020100);
1187
1188 if (par->Architecture == NV_ARCH_10) {
1189 NV_WR32(par->PGRAPH, 0x0084, 0x00118700);
1190 NV_WR32(par->PGRAPH, 0x0088, 0x24E00810);
1191 NV_WR32(par->PGRAPH, 0x008C, 0x55DE0030);
1192
1193 for (i = 0; i < 32; i++)
1194 NV_WR32(&par->PGRAPH[(0x0B00 / 4) + i], 0,
1195 NV_RD32(&par->PFB[(0x0240 / 4) + i],
1196 0));
1197
1198 NV_WR32(par->PGRAPH, 0x640, 0);
1199 NV_WR32(par->PGRAPH, 0x644, 0);
1200 NV_WR32(par->PGRAPH, 0x684, par->FbMapSize - 1);
1201 NV_WR32(par->PGRAPH, 0x688, par->FbMapSize - 1);
1202
1203 NV_WR32(par->PGRAPH, 0x0810, 0x00000000);
1204 NV_WR32(par->PGRAPH, 0x0608, 0xFFFFFFFF);
1205 } else {
1206 if (par->Architecture >= NV_ARCH_40) {
1207 u32 tmp;
1208
1209 NV_WR32(par->PGRAPH, 0x0084, 0x401287c0);
1210 NV_WR32(par->PGRAPH, 0x008C, 0x60de8051);
1211 NV_WR32(par->PGRAPH, 0x0090, 0x00008000);
1212 NV_WR32(par->PGRAPH, 0x0610, 0x00be3c5f);
1213
1214 tmp = NV_RD32(par->REGS, 0x1540) & 0xff;
1215 for(i = 0; tmp && !(tmp & 1); tmp >>= 1, i++);
1216 NV_WR32(par->PGRAPH, 0x5000, i);
1217
1218 if ((par->Chipset & 0xfff0) == 0x0040) {
1219 NV_WR32(par->PGRAPH, 0x09b0,
1220 0x83280fff);
1221 NV_WR32(par->PGRAPH, 0x09b4,
1222 0x000000a0);
1223 } else {
1224 NV_WR32(par->PGRAPH, 0x0820,
1225 0x83280eff);
1226 NV_WR32(par->PGRAPH, 0x0824,
1227 0x000000a0);
1228 }
1229
1230 switch (par->Chipset & 0xfff0) {
1231 case 0x0040:
1232 case 0x0210:
1233 NV_WR32(par->PGRAPH, 0x09b8,
1234 0x0078e366);
1235 NV_WR32(par->PGRAPH, 0x09bc,
1236 0x0000014c);
1237 NV_WR32(par->PFB, 0x033C,
1238 NV_RD32(par->PFB, 0x33C) &
1239 0xffff7fff);
1240 break;
1241 case 0x00C0:
1242 case 0x0120:
1243 NV_WR32(par->PGRAPH, 0x0828,
1244 0x007596ff);
1245 NV_WR32(par->PGRAPH, 0x082C,
1246 0x00000108);
1247 break;
1248 case 0x0160:
1249 case 0x01D0:
1250 case 0x0240:
1251 NV_WR32(par->PMC, 0x1700,
1252 NV_RD32(par->PFB, 0x020C));
1253 NV_WR32(par->PMC, 0x1704, 0);
1254 NV_WR32(par->PMC, 0x1708, 0);
1255 NV_WR32(par->PMC, 0x170C,
1256 NV_RD32(par->PFB, 0x020C));
1257 NV_WR32(par->PGRAPH, 0x0860, 0);
1258 NV_WR32(par->PGRAPH, 0x0864, 0);
1259 NV_WR32(par->PRAMDAC, 0x0608,
1260 NV_RD32(par->PRAMDAC,
1261 0x0608) | 0x00100000);
1262 break;
1263 case 0x0140:
1264 NV_WR32(par->PGRAPH, 0x0828,
1265 0x0072cb77);
1266 NV_WR32(par->PGRAPH, 0x082C,
1267 0x00000108);
1268 break;
1269 case 0x0220:
1270 case 0x0230:
1271 NV_WR32(par->PGRAPH, 0x0860, 0);
1272 NV_WR32(par->PGRAPH, 0x0864, 0);
1273 NV_WR32(par->PRAMDAC, 0x0608,
1274 NV_RD32(par->PRAMDAC, 0x0608) |
1275 0x00100000);
1276 break;
1277 case 0x0090:
1278 case 0x0290:
1279 NV_WR32(par->PRAMDAC, 0x0608,
1280 NV_RD32(par->PRAMDAC, 0x0608) |
1281 0x00100000);
1282 NV_WR32(par->PGRAPH, 0x0828,
1283 0x07830610);
1284 NV_WR32(par->PGRAPH, 0x082C,
1285 0x0000016A);
1286 break;
1287 default:
1288 break;
1289 };
1290
1291 NV_WR32(par->PGRAPH, 0x0b38, 0x2ffff800);
1292 NV_WR32(par->PGRAPH, 0x0b3c, 0x00006000);
1293 NV_WR32(par->PGRAPH, 0x032C, 0x01000000);
1294 NV_WR32(par->PGRAPH, 0x0220, 0x00001200);
1295 } else if (par->Architecture == NV_ARCH_30) {
1296 NV_WR32(par->PGRAPH, 0x0084, 0x40108700);
1297 NV_WR32(par->PGRAPH, 0x0890, 0x00140000);
1298 NV_WR32(par->PGRAPH, 0x008C, 0xf00e0431);
1299 NV_WR32(par->PGRAPH, 0x0090, 0x00008000);
1300 NV_WR32(par->PGRAPH, 0x0610, 0xf04b1f36);
1301 NV_WR32(par->PGRAPH, 0x0B80, 0x1002d888);
1302 NV_WR32(par->PGRAPH, 0x0B88, 0x62ff007f);
1303 } else {
1304 NV_WR32(par->PGRAPH, 0x0084, 0x00118700);
1305 NV_WR32(par->PGRAPH, 0x008C, 0xF20E0431);
1306 NV_WR32(par->PGRAPH, 0x0090, 0x00000000);
1307 NV_WR32(par->PGRAPH, 0x009C, 0x00000040);
1308
1309 if ((par->Chipset & 0x0ff0) >= 0x0250) {
1310 NV_WR32(par->PGRAPH, 0x0890,
1311 0x00080000);
1312 NV_WR32(par->PGRAPH, 0x0610,
1313 0x304B1FB6);
1314 NV_WR32(par->PGRAPH, 0x0B80,
1315 0x18B82880);
1316 NV_WR32(par->PGRAPH, 0x0B84,
1317 0x44000000);
1318 NV_WR32(par->PGRAPH, 0x0098,
1319 0x40000080);
1320 NV_WR32(par->PGRAPH, 0x0B88,
1321 0x000000ff);
1322 } else {
1323 NV_WR32(par->PGRAPH, 0x0880,
1324 0x00080000);
1325 NV_WR32(par->PGRAPH, 0x0094,
1326 0x00000005);
1327 NV_WR32(par->PGRAPH, 0x0B80,
1328 0x45CAA208);
1329 NV_WR32(par->PGRAPH, 0x0B84,
1330 0x24000000);
1331 NV_WR32(par->PGRAPH, 0x0098,
1332 0x00000040);
1333 NV_WR32(par->PGRAPH, 0x0750,
1334 0x00E00038);
1335 NV_WR32(par->PGRAPH, 0x0754,
1336 0x00000030);
1337 NV_WR32(par->PGRAPH, 0x0750,
1338 0x00E10038);
1339 NV_WR32(par->PGRAPH, 0x0754,
1340 0x00000030);
1341 }
1342 }
1343
1344 if ((par->Architecture < NV_ARCH_40) ||
1345 ((par->Chipset & 0xfff0) == 0x0040)) {
1346 for (i = 0; i < 32; i++) {
1347 NV_WR32(par->PGRAPH, 0x0900 + i*4,
1348 NV_RD32(par->PFB, 0x0240 +i*4));
1349 NV_WR32(par->PGRAPH, 0x6900 + i*4,
1350 NV_RD32(par->PFB, 0x0240 +i*4));
1351 }
1352 } else {
1353 if (((par->Chipset & 0xfff0) == 0x0090) ||
1354 ((par->Chipset & 0xfff0) == 0x01D0) ||
1355 ((par->Chipset & 0xfff0) == 0x0290)) {
1356 for (i = 0; i < 60; i++) {
1357 NV_WR32(par->PGRAPH,
1358 0x0D00 + i*4,
1359 NV_RD32(par->PFB,
1360 0x0600 + i*4));
1361 NV_WR32(par->PGRAPH,
1362 0x6900 + i*4,
1363 NV_RD32(par->PFB,
1364 0x0600 + i*4));
1365 }
1366 } else {
1367 for (i = 0; i < 48; i++) {
1368 NV_WR32(par->PGRAPH,
1369 0x0900 + i*4,
1370 NV_RD32(par->PFB,
1371 0x0600 + i*4));
1372 if(((par->Chipset & 0xfff0)
1373 != 0x0160) &&
1374 ((par->Chipset & 0xfff0)
1375 != 0x0220) &&
1376 ((par->Chipset & 0xfff0)
1377 != 0x240))
1378 NV_WR32(par->PGRAPH,
1379 0x6900 + i*4,
1380 NV_RD32(par->PFB,
1381 0x0600 + i*4));
1382 }
1383 }
1384 }
1385
1386 if (par->Architecture >= NV_ARCH_40) {
1387 if ((par->Chipset & 0xfff0) == 0x0040) {
1388 NV_WR32(par->PGRAPH, 0x09A4,
1389 NV_RD32(par->PFB, 0x0200));
1390 NV_WR32(par->PGRAPH, 0x09A8,
1391 NV_RD32(par->PFB, 0x0204));
1392 NV_WR32(par->PGRAPH, 0x69A4,
1393 NV_RD32(par->PFB, 0x0200));
1394 NV_WR32(par->PGRAPH, 0x69A8,
1395 NV_RD32(par->PFB, 0x0204));
1396
1397 NV_WR32(par->PGRAPH, 0x0820, 0);
1398 NV_WR32(par->PGRAPH, 0x0824, 0);
1399 NV_WR32(par->PGRAPH, 0x0864,
1400 par->FbMapSize - 1);
1401 NV_WR32(par->PGRAPH, 0x0868,
1402 par->FbMapSize - 1);
1403 } else {
1404 if ((par->Chipset & 0xfff0) == 0x0090 ||
1405 (par->Chipset & 0xfff0) == 0x01D0 ||
1406 (par->Chipset & 0xfff0) == 0x0290) {
1407 NV_WR32(par->PGRAPH, 0x0DF0,
1408 NV_RD32(par->PFB, 0x0200));
1409 NV_WR32(par->PGRAPH, 0x0DF4,
1410 NV_RD32(par->PFB, 0x0204));
1411 } else {
1412 NV_WR32(par->PGRAPH, 0x09F0,
1413 NV_RD32(par->PFB, 0x0200));
1414 NV_WR32(par->PGRAPH, 0x09F4,
1415 NV_RD32(par->PFB, 0x0204));
1416 }
1417 NV_WR32(par->PGRAPH, 0x69F0,
1418 NV_RD32(par->PFB, 0x0200));
1419 NV_WR32(par->PGRAPH, 0x69F4,
1420 NV_RD32(par->PFB, 0x0204));
1421
1422 NV_WR32(par->PGRAPH, 0x0840, 0);
1423 NV_WR32(par->PGRAPH, 0x0844, 0);
1424 NV_WR32(par->PGRAPH, 0x08a0,
1425 par->FbMapSize - 1);
1426 NV_WR32(par->PGRAPH, 0x08a4,
1427 par->FbMapSize - 1);
1428 }
1429 } else {
1430 NV_WR32(par->PGRAPH, 0x09A4,
1431 NV_RD32(par->PFB, 0x0200));
1432 NV_WR32(par->PGRAPH, 0x09A8,
1433 NV_RD32(par->PFB, 0x0204));
1434 NV_WR32(par->PGRAPH, 0x0750, 0x00EA0000);
1435 NV_WR32(par->PGRAPH, 0x0754,
1436 NV_RD32(par->PFB, 0x0200));
1437 NV_WR32(par->PGRAPH, 0x0750, 0x00EA0004);
1438 NV_WR32(par->PGRAPH, 0x0754,
1439 NV_RD32(par->PFB, 0x0204));
1440
1441 NV_WR32(par->PGRAPH, 0x0820, 0);
1442 NV_WR32(par->PGRAPH, 0x0824, 0);
1443 NV_WR32(par->PGRAPH, 0x0864,
1444 par->FbMapSize - 1);
1445 NV_WR32(par->PGRAPH, 0x0868,
1446 par->FbMapSize - 1);
1447 }
1448 NV_WR32(par->PGRAPH, 0x0B20, 0x00000000);
1449 NV_WR32(par->PGRAPH, 0x0B04, 0xFFFFFFFF);
1450 }
1451 }
1452 NV_WR32(par->PGRAPH, 0x053C, 0);
1453 NV_WR32(par->PGRAPH, 0x0540, 0);
1454 NV_WR32(par->PGRAPH, 0x0544, 0x00007FFF);
1455 NV_WR32(par->PGRAPH, 0x0548, 0x00007FFF);
1456
1457 NV_WR32(par->PFIFO, 0x0140 * 4, 0x00000000);
1458 NV_WR32(par->PFIFO, 0x0141 * 4, 0x00000001);
1459 NV_WR32(par->PFIFO, 0x0480 * 4, 0x00000000);
1460 NV_WR32(par->PFIFO, 0x0494 * 4, 0x00000000);
1461 if (par->Architecture >= NV_ARCH_40)
1462 NV_WR32(par->PFIFO, 0x0481 * 4, 0x00010000);
1463 else
1464 NV_WR32(par->PFIFO, 0x0481 * 4, 0x00000100);
1465 NV_WR32(par->PFIFO, 0x0490 * 4, 0x00000000);
1466 NV_WR32(par->PFIFO, 0x0491 * 4, 0x00000000);
1467 if (par->Architecture >= NV_ARCH_40)
1468 NV_WR32(par->PFIFO, 0x048B * 4, 0x00001213);
1469 else
1470 NV_WR32(par->PFIFO, 0x048B * 4, 0x00001209);
1471 NV_WR32(par->PFIFO, 0x0400 * 4, 0x00000000);
1472 NV_WR32(par->PFIFO, 0x0414 * 4, 0x00000000);
1473 NV_WR32(par->PFIFO, 0x0084 * 4, 0x03000100);
1474 NV_WR32(par->PFIFO, 0x0085 * 4, 0x00000110);
1475 NV_WR32(par->PFIFO, 0x0086 * 4, 0x00000112);
1476 NV_WR32(par->PFIFO, 0x0143 * 4, 0x0000FFFF);
1477 NV_WR32(par->PFIFO, 0x0496 * 4, 0x0000FFFF);
1478 NV_WR32(par->PFIFO, 0x0050 * 4, 0x00000000);
1479 NV_WR32(par->PFIFO, 0x0040 * 4, 0xFFFFFFFF);
1480 NV_WR32(par->PFIFO, 0x0415 * 4, 0x00000001);
1481 NV_WR32(par->PFIFO, 0x048C * 4, 0x00000000);
1482 NV_WR32(par->PFIFO, 0x04A0 * 4, 0x00000000);
1483 #ifdef __BIG_ENDIAN
1484 NV_WR32(par->PFIFO, 0x0489 * 4, 0x800F0078);
1485 #else
1486 NV_WR32(par->PFIFO, 0x0489 * 4, 0x000F0078);
1487 #endif
1488 NV_WR32(par->PFIFO, 0x0488 * 4, 0x00000001);
1489 NV_WR32(par->PFIFO, 0x0480 * 4, 0x00000001);
1490 NV_WR32(par->PFIFO, 0x0494 * 4, 0x00000001);
1491 NV_WR32(par->PFIFO, 0x0495 * 4, 0x00000001);
1492 NV_WR32(par->PFIFO, 0x0140 * 4, 0x00000001);
1493 if (par->Architecture >= NV_ARCH_10) {
1494 if (par->twoHeads) {
1495 NV_WR32(par->PCRTC0, 0x0860, state->head);
1496 NV_WR32(par->PCRTC0, 0x2860, state->head2);
1497 }
1498 NV_WR32(par->PRAMDAC, 0x0404, NV_RD32(par->PRAMDAC, 0x0404) |
1499 (1 << 25));
1500
1501 NV_WR32(par->PMC, 0x8704, 1);
1502 NV_WR32(par->PMC, 0x8140, 0);
1503 NV_WR32(par->PMC, 0x8920, 0);
1504 NV_WR32(par->PMC, 0x8924, 0);
1505 NV_WR32(par->PMC, 0x8908, par->FbMapSize - 1);
1506 NV_WR32(par->PMC, 0x890C, par->FbMapSize - 1);
1507 NV_WR32(par->PMC, 0x1588, 0);
1508
1509 NV_WR32(par->PCRTC, 0x0810, state->cursorConfig);
1510 NV_WR32(par->PCRTC, 0x0830, state->displayV - 3);
1511 NV_WR32(par->PCRTC, 0x0834, state->displayV - 1);
1512
1513 if (par->FlatPanel) {
1514 if ((par->Chipset & 0x0ff0) == 0x0110) {
1515 NV_WR32(par->PRAMDAC, 0x0528, state->dither);
1516 } else if (par->twoHeads) {
1517 NV_WR32(par->PRAMDAC, 0x083C, state->dither);
1518 }
1519
1520 VGA_WR08(par->PCIO, 0x03D4, 0x53);
1521 VGA_WR08(par->PCIO, 0x03D5, state->timingH);
1522 VGA_WR08(par->PCIO, 0x03D4, 0x54);
1523 VGA_WR08(par->PCIO, 0x03D5, state->timingV);
1524 VGA_WR08(par->PCIO, 0x03D4, 0x21);
1525 VGA_WR08(par->PCIO, 0x03D5, 0xfa);
1526 }
1527
1528 VGA_WR08(par->PCIO, 0x03D4, 0x41);
1529 VGA_WR08(par->PCIO, 0x03D5, state->extra);
1530 }
1531
1532 VGA_WR08(par->PCIO, 0x03D4, 0x19);
1533 VGA_WR08(par->PCIO, 0x03D5, state->repaint0);
1534 VGA_WR08(par->PCIO, 0x03D4, 0x1A);
1535 VGA_WR08(par->PCIO, 0x03D5, state->repaint1);
1536 VGA_WR08(par->PCIO, 0x03D4, 0x25);
1537 VGA_WR08(par->PCIO, 0x03D5, state->screen);
1538 VGA_WR08(par->PCIO, 0x03D4, 0x28);
1539 VGA_WR08(par->PCIO, 0x03D5, state->pixel);
1540 VGA_WR08(par->PCIO, 0x03D4, 0x2D);
1541 VGA_WR08(par->PCIO, 0x03D5, state->horiz);
1542 VGA_WR08(par->PCIO, 0x03D4, 0x1C);
1543 VGA_WR08(par->PCIO, 0x03D5, state->fifo);
1544 VGA_WR08(par->PCIO, 0x03D4, 0x1B);
1545 VGA_WR08(par->PCIO, 0x03D5, state->arbitration0);
1546 VGA_WR08(par->PCIO, 0x03D4, 0x20);
1547 VGA_WR08(par->PCIO, 0x03D5, state->arbitration1);
1548
1549 if(par->Architecture >= NV_ARCH_30) {
1550 VGA_WR08(par->PCIO, 0x03D4, 0x47);
1551 VGA_WR08(par->PCIO, 0x03D5, state->arbitration1 >> 8);
1552 }
1553
1554 VGA_WR08(par->PCIO, 0x03D4, 0x30);
1555 VGA_WR08(par->PCIO, 0x03D5, state->cursor0);
1556 VGA_WR08(par->PCIO, 0x03D4, 0x31);
1557 VGA_WR08(par->PCIO, 0x03D5, state->cursor1);
1558 VGA_WR08(par->PCIO, 0x03D4, 0x2F);
1559 VGA_WR08(par->PCIO, 0x03D5, state->cursor2);
1560 VGA_WR08(par->PCIO, 0x03D4, 0x39);
1561 VGA_WR08(par->PCIO, 0x03D5, state->interlace);
1562
1563 if (!par->FlatPanel) {
1564 NV_WR32(par->PRAMDAC0, 0x050C, state->pllsel);
1565 NV_WR32(par->PRAMDAC0, 0x0508, state->vpll);
1566 if (par->twoHeads)
1567 NV_WR32(par->PRAMDAC0, 0x0520, state->vpll2);
1568 if (par->twoStagePLL) {
1569 NV_WR32(par->PRAMDAC0, 0x0578, state->vpllB);
1570 NV_WR32(par->PRAMDAC0, 0x057C, state->vpll2B);
1571 }
1572 } else {
1573 NV_WR32(par->PRAMDAC, 0x0848, state->scale);
1574 NV_WR32(par->PRAMDAC, 0x0828, state->crtcSync +
1575 par->PanelTweak);
1576 }
1577
1578 NV_WR32(par->PRAMDAC, 0x0600, state->general);
1579
1580 NV_WR32(par->PCRTC, 0x0140, 0);
1581 NV_WR32(par->PCRTC, 0x0100, 1);
1582
1583 par->CurrentState = state;
1584 }
1585
1586 void NVUnloadStateExt(struct nvidia_par *par, RIVA_HW_STATE * state) {
1587 VGA_WR08(par->PCIO, 0x03D4, 0x19);
1588 state->repaint0 = VGA_RD08(par->PCIO, 0x03D5);
1589 VGA_WR08(par->PCIO, 0x03D4, 0x1A);
1590 state->repaint1 = VGA_RD08(par->PCIO, 0x03D5);
1591 VGA_WR08(par->PCIO, 0x03D4, 0x25);
1592 state->screen = VGA_RD08(par->PCIO, 0x03D5);
1593 VGA_WR08(par->PCIO, 0x03D4, 0x28);
1594 state->pixel = VGA_RD08(par->PCIO, 0x03D5);
1595 VGA_WR08(par->PCIO, 0x03D4, 0x2D);
1596 state->horiz = VGA_RD08(par->PCIO, 0x03D5);
1597 VGA_WR08(par->PCIO, 0x03D4, 0x1C);
1598 state->fifo = VGA_RD08(par->PCIO, 0x03D5);
1599 VGA_WR08(par->PCIO, 0x03D4, 0x1B);
1600 state->arbitration0 = VGA_RD08(par->PCIO, 0x03D5);
1601 VGA_WR08(par->PCIO, 0x03D4, 0x20);
1602 state->arbitration1 = VGA_RD08(par->PCIO, 0x03D5);
1603
1604 if(par->Architecture >= NV_ARCH_30) {
1605 VGA_WR08(par->PCIO, 0x03D4, 0x47);
1606 state->arbitration1 |= (VGA_RD08(par->PCIO, 0x03D5) & 1) << 8;
1607 }
1608
1609 VGA_WR08(par->PCIO, 0x03D4, 0x30);
1610 state->cursor0 = VGA_RD08(par->PCIO, 0x03D5);
1611 VGA_WR08(par->PCIO, 0x03D4, 0x31);
1612 state->cursor1 = VGA_RD08(par->PCIO, 0x03D5);
1613 VGA_WR08(par->PCIO, 0x03D4, 0x2F);
1614 state->cursor2 = VGA_RD08(par->PCIO, 0x03D5);
1615 VGA_WR08(par->PCIO, 0x03D4, 0x39);
1616 state->interlace = VGA_RD08(par->PCIO, 0x03D5);
1617 state->vpll = NV_RD32(par->PRAMDAC0, 0x0508);
1618 if (par->twoHeads)
1619 state->vpll2 = NV_RD32(par->PRAMDAC0, 0x0520);
1620 if (par->twoStagePLL) {
1621 state->vpllB = NV_RD32(par->PRAMDAC0, 0x0578);
1622 state->vpll2B = NV_RD32(par->PRAMDAC0, 0x057C);
1623 }
1624 state->pllsel = NV_RD32(par->PRAMDAC0, 0x050C);
1625 state->general = NV_RD32(par->PRAMDAC, 0x0600);
1626 state->scale = NV_RD32(par->PRAMDAC, 0x0848);
1627 state->config = NV_RD32(par->PFB, 0x0200);
1628
1629 if (par->Architecture >= NV_ARCH_10) {
1630 if (par->twoHeads) {
1631 state->head = NV_RD32(par->PCRTC0, 0x0860);
1632 state->head2 = NV_RD32(par->PCRTC0, 0x2860);
1633 VGA_WR08(par->PCIO, 0x03D4, 0x44);
1634 state->crtcOwner = VGA_RD08(par->PCIO, 0x03D5);
1635 }
1636 VGA_WR08(par->PCIO, 0x03D4, 0x41);
1637 state->extra = VGA_RD08(par->PCIO, 0x03D5);
1638 state->cursorConfig = NV_RD32(par->PCRTC, 0x0810);
1639
1640 if ((par->Chipset & 0x0ff0) == 0x0110) {
1641 state->dither = NV_RD32(par->PRAMDAC, 0x0528);
1642 } else if (par->twoHeads) {
1643 state->dither = NV_RD32(par->PRAMDAC, 0x083C);
1644 }
1645
1646 if (par->FlatPanel) {
1647 VGA_WR08(par->PCIO, 0x03D4, 0x53);
1648 state->timingH = VGA_RD08(par->PCIO, 0x03D5);
1649 VGA_WR08(par->PCIO, 0x03D4, 0x54);
1650 state->timingV = VGA_RD08(par->PCIO, 0x03D5);
1651 }
1652 }
1653 }
1654
1655 void NVSetStartAddress(struct nvidia_par *par, u32 start)
1656 {
1657 NV_WR32(par->PCRTC, 0x800, start);
1658 }
kernel source for telekom puls (alcatel/mediatek)