projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
xfs: remote attribute lookups require the value length
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / tty / mxser.c
1 /*
2 * mxser.c -- MOXA Smartio/Industio family multiport serial driver.
3 *
4 * Copyright (C) 1999-2006 Moxa Technologies (support@moxa.com).
5 * Copyright (C) 2006-2008 Jiri Slaby <jirislaby@gmail.com>
6 *
7 * This code is loosely based on the 1.8 moxa driver which is based on
8 * Linux serial driver, written by Linus Torvalds, Theodore T'so and
9 * others.
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
15 *
16 * Fed through a cleanup, indent and remove of non 2.6 code by Alan Cox
17 * <alan@lxorguk.ukuu.org.uk>. The original 1.8 code is available on
18 * www.moxa.com.
19 * - Fixed x86_64 cleanness
20 */
21
22 #include <linux/module.h>
23 #include <linux/errno.h>
24 #include <linux/signal.h>
25 #include <linux/sched.h>
26 #include <linux/timer.h>
27 #include <linux/interrupt.h>
28 #include <linux/tty.h>
29 #include <linux/tty_flip.h>
30 #include <linux/serial.h>
31 #include <linux/serial_reg.h>
32 #include <linux/major.h>
33 #include <linux/string.h>
34 #include <linux/fcntl.h>
35 #include <linux/ptrace.h>
36 #include <linux/ioport.h>
37 #include <linux/mm.h>
38 #include <linux/delay.h>
39 #include <linux/pci.h>
40 #include <linux/bitops.h>
41 #include <linux/slab.h>
42 #include <linux/ratelimit.h>
43
44 #include <asm/io.h>
45 #include <asm/irq.h>
46 #include <asm/uaccess.h>
47
48 #include "mxser.h"
49
50 #define MXSER_VERSION "2.0.5" /* 1.14 */
51 #define MXSERMAJOR 174
52
53 #define MXSER_BOARDS 4 /* Max. boards */
54 #define MXSER_PORTS_PER_BOARD 8 /* Max. ports per board */
55 #define MXSER_PORTS (MXSER_BOARDS * MXSER_PORTS_PER_BOARD)
56 #define MXSER_ISR_PASS_LIMIT 100
57
58 /*CheckIsMoxaMust return value*/
59 #define MOXA_OTHER_UART 0x00
60 #define MOXA_MUST_MU150_HWID 0x01
61 #define MOXA_MUST_MU860_HWID 0x02
62
63 #define WAKEUP_CHARS 256
64
65 #define UART_MCR_AFE 0x20
66 #define UART_LSR_SPECIAL 0x1E
67
68 #define PCI_DEVICE_ID_POS104UL 0x1044
69 #define PCI_DEVICE_ID_CB108 0x1080
70 #define PCI_DEVICE_ID_CP102UF 0x1023
71 #define PCI_DEVICE_ID_CP112UL 0x1120
72 #define PCI_DEVICE_ID_CB114 0x1142
73 #define PCI_DEVICE_ID_CP114UL 0x1143
74 #define PCI_DEVICE_ID_CB134I 0x1341
75 #define PCI_DEVICE_ID_CP138U 0x1380
76
77
78 #define C168_ASIC_ID 1
79 #define C104_ASIC_ID 2
80 #define C102_ASIC_ID 0xB
81 #define CI132_ASIC_ID 4
82 #define CI134_ASIC_ID 3
83 #define CI104J_ASIC_ID 5
84
85 #define MXSER_HIGHBAUD 1
86 #define MXSER_HAS2 2
87
88 /* This is only for PCI */
89 static const struct {
90 int type;
91 int tx_fifo;
92 int rx_fifo;
93 int xmit_fifo_size;
94 int rx_high_water;
95 int rx_trigger;
96 int rx_low_water;
97 long max_baud;
98 } Gpci_uart_info[] = {
99 {MOXA_OTHER_UART, 16, 16, 16, 14, 14, 1, 921600L},
100 {MOXA_MUST_MU150_HWID, 64, 64, 64, 48, 48, 16, 230400L},
101 {MOXA_MUST_MU860_HWID, 128, 128, 128, 96, 96, 32, 921600L}
102 };
103 #define UART_INFO_NUM ARRAY_SIZE(Gpci_uart_info)
104
105 struct mxser_cardinfo {
106 char *name;
107 unsigned int nports;
108 unsigned int flags;
109 };
110
111 static const struct mxser_cardinfo mxser_cards[] = {
112 /* 0*/ { "C168 series", 8, },
113 { "C104 series", 4, },
114 { "CI-104J series", 4, },
115 { "C168H/PCI series", 8, },
116 { "C104H/PCI series", 4, },
117 /* 5*/ { "C102 series", 4, MXSER_HAS2 }, /* C102-ISA */
118 { "CI-132 series", 4, MXSER_HAS2 },
119 { "CI-134 series", 4, },
120 { "CP-132 series", 2, },
121 { "CP-114 series", 4, },
122 /*10*/ { "CT-114 series", 4, },
123 { "CP-102 series", 2, MXSER_HIGHBAUD },
124 { "CP-104U series", 4, },
125 { "CP-168U series", 8, },
126 { "CP-132U series", 2, },
127 /*15*/ { "CP-134U series", 4, },
128 { "CP-104JU series", 4, },
129 { "Moxa UC7000 Serial", 8, }, /* RC7000 */
130 { "CP-118U series", 8, },
131 { "CP-102UL series", 2, },
132 /*20*/ { "CP-102U series", 2, },
133 { "CP-118EL series", 8, },
134 { "CP-168EL series", 8, },
135 { "CP-104EL series", 4, },
136 { "CB-108 series", 8, },
137 /*25*/ { "CB-114 series", 4, },
138 { "CB-134I series", 4, },
139 { "CP-138U series", 8, },
140 { "POS-104UL series", 4, },
141 { "CP-114UL series", 4, },
142 /*30*/ { "CP-102UF series", 2, },
143 { "CP-112UL series", 2, },
144 };
145
146 /* driver_data correspond to the lines in the structure above
147 see also ISA probe function before you change something */
148 static struct pci_device_id mxser_pcibrds[] = {
149 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_C168), .driver_data = 3 },
150 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_C104), .driver_data = 4 },
151 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP132), .driver_data = 8 },
152 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP114), .driver_data = 9 },
153 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CT114), .driver_data = 10 },
154 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP102), .driver_data = 11 },
155 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP104U), .driver_data = 12 },
156 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP168U), .driver_data = 13 },
157 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP132U), .driver_data = 14 },
158 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP134U), .driver_data = 15 },
159 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP104JU),.driver_data = 16 },
160 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_RC7000), .driver_data = 17 },
161 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP118U), .driver_data = 18 },
162 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP102UL),.driver_data = 19 },
163 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP102U), .driver_data = 20 },
164 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP118EL),.driver_data = 21 },
165 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP168EL),.driver_data = 22 },
166 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_MOXA_CP104EL),.driver_data = 23 },
167 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CB108), .driver_data = 24 },
168 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CB114), .driver_data = 25 },
169 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CB134I), .driver_data = 26 },
170 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP138U), .driver_data = 27 },
171 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_POS104UL), .driver_data = 28 },
172 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP114UL), .driver_data = 29 },
173 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP102UF), .driver_data = 30 },
174 { PCI_VDEVICE(MOXA, PCI_DEVICE_ID_CP112UL), .driver_data = 31 },
175 { }
176 };
177 MODULE_DEVICE_TABLE(pci, mxser_pcibrds);
178
179 static unsigned long ioaddr[MXSER_BOARDS];
180 static int ttymajor = MXSERMAJOR;
181
182 /* Variables for insmod */
183
184 MODULE_AUTHOR("Casper Yang");
185 MODULE_DESCRIPTION("MOXA Smartio/Industio Family Multiport Board Device Driver");
186 module_param_array(ioaddr, ulong, NULL, 0);
187 MODULE_PARM_DESC(ioaddr, "ISA io addresses to look for a moxa board");
188 module_param(ttymajor, int, 0);
189 MODULE_LICENSE("GPL");
190
191 struct mxser_log {
192 int tick;
193 unsigned long rxcnt[MXSER_PORTS];
194 unsigned long txcnt[MXSER_PORTS];
195 };
196
197 struct mxser_mon {
198 unsigned long rxcnt;
199 unsigned long txcnt;
200 unsigned long up_rxcnt;
201 unsigned long up_txcnt;
202 int modem_status;
203 unsigned char hold_reason;
204 };
205
206 struct mxser_mon_ext {
207 unsigned long rx_cnt[32];
208 unsigned long tx_cnt[32];
209 unsigned long up_rxcnt[32];
210 unsigned long up_txcnt[32];
211 int modem_status[32];
212
213 long baudrate[32];
214 int databits[32];
215 int stopbits[32];
216 int parity[32];
217 int flowctrl[32];
218 int fifo[32];
219 int iftype[32];
220 };
221
222 struct mxser_board;
223
224 struct mxser_port {
225 struct tty_port port;
226 struct mxser_board *board;
227
228 unsigned long ioaddr;
229 unsigned long opmode_ioaddr;
230 int max_baud;
231
232 int rx_high_water;
233 int rx_trigger; /* Rx fifo trigger level */
234 int rx_low_water;
235 int baud_base; /* max. speed */
236 int type; /* UART type */
237
238 int x_char; /* xon/xoff character */
239 int IER; /* Interrupt Enable Register */
240 int MCR; /* Modem control register */
241
242 unsigned char stop_rx;
243 unsigned char ldisc_stop_rx;
244
245 int custom_divisor;
246 unsigned char err_shadow;
247
248 struct async_icount icount; /* kernel counters for 4 input interrupts */
249 int timeout;
250
251 int read_status_mask;
252 int ignore_status_mask;
253 int xmit_fifo_size;
254 int xmit_head;
255 int xmit_tail;
256 int xmit_cnt;
257
258 struct ktermios normal_termios;
259
260 struct mxser_mon mon_data;
261
262 spinlock_t slock;
263 };
264
265 struct mxser_board {
266 unsigned int idx;
267 int irq;
268 const struct mxser_cardinfo *info;
269 unsigned long vector;
270 unsigned long vector_mask;
271
272 int chip_flag;
273 int uart_type;
274
275 struct mxser_port ports[MXSER_PORTS_PER_BOARD];
276 };
277
278 struct mxser_mstatus {
279 tcflag_t cflag;
280 int cts;
281 int dsr;
282 int ri;
283 int dcd;
284 };
285
286 static struct mxser_board mxser_boards[MXSER_BOARDS];
287 static struct tty_driver *mxvar_sdriver;
288 static struct mxser_log mxvar_log;
289 static int mxser_set_baud_method[MXSER_PORTS + 1];
290
291 static void mxser_enable_must_enchance_mode(unsigned long baseio)
292 {
293 u8 oldlcr;
294 u8 efr;
295
296 oldlcr = inb(baseio + UART_LCR);
297 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
298
299 efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
300 efr |= MOXA_MUST_EFR_EFRB_ENABLE;
301
302 outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
303 outb(oldlcr, baseio + UART_LCR);
304 }
305
306 #ifdef CONFIG_PCI
307 static void mxser_disable_must_enchance_mode(unsigned long baseio)
308 {
309 u8 oldlcr;
310 u8 efr;
311
312 oldlcr = inb(baseio + UART_LCR);
313 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
314
315 efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
316 efr &= ~MOXA_MUST_EFR_EFRB_ENABLE;
317
318 outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
319 outb(oldlcr, baseio + UART_LCR);
320 }
321 #endif
322
323 static void mxser_set_must_xon1_value(unsigned long baseio, u8 value)
324 {
325 u8 oldlcr;
326 u8 efr;
327
328 oldlcr = inb(baseio + UART_LCR);
329 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
330
331 efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
332 efr &= ~MOXA_MUST_EFR_BANK_MASK;
333 efr |= MOXA_MUST_EFR_BANK0;
334
335 outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
336 outb(value, baseio + MOXA_MUST_XON1_REGISTER);
337 outb(oldlcr, baseio + UART_LCR);
338 }
339
340 static void mxser_set_must_xoff1_value(unsigned long baseio, u8 value)
341 {
342 u8 oldlcr;
343 u8 efr;
344
345 oldlcr = inb(baseio + UART_LCR);
346 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
347
348 efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
349 efr &= ~MOXA_MUST_EFR_BANK_MASK;
350 efr |= MOXA_MUST_EFR_BANK0;
351
352 outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
353 outb(value, baseio + MOXA_MUST_XOFF1_REGISTER);
354 outb(oldlcr, baseio + UART_LCR);
355 }
356
357 static void mxser_set_must_fifo_value(struct mxser_port *info)
358 {
359 u8 oldlcr;
360 u8 efr;
361
362 oldlcr = inb(info->ioaddr + UART_LCR);
363 outb(MOXA_MUST_ENTER_ENCHANCE, info->ioaddr + UART_LCR);
364
365 efr = inb(info->ioaddr + MOXA_MUST_EFR_REGISTER);
366 efr &= ~MOXA_MUST_EFR_BANK_MASK;
367 efr |= MOXA_MUST_EFR_BANK1;
368
369 outb(efr, info->ioaddr + MOXA_MUST_EFR_REGISTER);
370 outb((u8)info->rx_high_water, info->ioaddr + MOXA_MUST_RBRTH_REGISTER);
371 outb((u8)info->rx_trigger, info->ioaddr + MOXA_MUST_RBRTI_REGISTER);
372 outb((u8)info->rx_low_water, info->ioaddr + MOXA_MUST_RBRTL_REGISTER);
373 outb(oldlcr, info->ioaddr + UART_LCR);
374 }
375
376 static void mxser_set_must_enum_value(unsigned long baseio, u8 value)
377 {
378 u8 oldlcr;
379 u8 efr;
380
381 oldlcr = inb(baseio + UART_LCR);
382 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
383
384 efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
385 efr &= ~MOXA_MUST_EFR_BANK_MASK;
386 efr |= MOXA_MUST_EFR_BANK2;
387
388 outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
389 outb(value, baseio + MOXA_MUST_ENUM_REGISTER);
390 outb(oldlcr, baseio + UART_LCR);
391 }
392
393 #ifdef CONFIG_PCI
394 static void mxser_get_must_hardware_id(unsigned long baseio, u8 *pId)
395 {
396 u8 oldlcr;
397 u8 efr;
398
399 oldlcr = inb(baseio + UART_LCR);
400 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
401
402 efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
403 efr &= ~MOXA_MUST_EFR_BANK_MASK;
404 efr |= MOXA_MUST_EFR_BANK2;
405
406 outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
407 *pId = inb(baseio + MOXA_MUST_HWID_REGISTER);
408 outb(oldlcr, baseio + UART_LCR);
409 }
410 #endif
411
412 static void SET_MOXA_MUST_NO_SOFTWARE_FLOW_CONTROL(unsigned long baseio)
413 {
414 u8 oldlcr;
415 u8 efr;
416
417 oldlcr = inb(baseio + UART_LCR);
418 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
419
420 efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
421 efr &= ~MOXA_MUST_EFR_SF_MASK;
422
423 outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
424 outb(oldlcr, baseio + UART_LCR);
425 }
426
427 static void mxser_enable_must_tx_software_flow_control(unsigned long baseio)
428 {
429 u8 oldlcr;
430 u8 efr;
431
432 oldlcr = inb(baseio + UART_LCR);
433 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
434
435 efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
436 efr &= ~MOXA_MUST_EFR_SF_TX_MASK;
437 efr |= MOXA_MUST_EFR_SF_TX1;
438
439 outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
440 outb(oldlcr, baseio + UART_LCR);
441 }
442
443 static void mxser_disable_must_tx_software_flow_control(unsigned long baseio)
444 {
445 u8 oldlcr;
446 u8 efr;
447
448 oldlcr = inb(baseio + UART_LCR);
449 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
450
451 efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
452 efr &= ~MOXA_MUST_EFR_SF_TX_MASK;
453
454 outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
455 outb(oldlcr, baseio + UART_LCR);
456 }
457
458 static void mxser_enable_must_rx_software_flow_control(unsigned long baseio)
459 {
460 u8 oldlcr;
461 u8 efr;
462
463 oldlcr = inb(baseio + UART_LCR);
464 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
465
466 efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
467 efr &= ~MOXA_MUST_EFR_SF_RX_MASK;
468 efr |= MOXA_MUST_EFR_SF_RX1;
469
470 outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
471 outb(oldlcr, baseio + UART_LCR);
472 }
473
474 static void mxser_disable_must_rx_software_flow_control(unsigned long baseio)
475 {
476 u8 oldlcr;
477 u8 efr;
478
479 oldlcr = inb(baseio + UART_LCR);
480 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR);
481
482 efr = inb(baseio + MOXA_MUST_EFR_REGISTER);
483 efr &= ~MOXA_MUST_EFR_SF_RX_MASK;
484
485 outb(efr, baseio + MOXA_MUST_EFR_REGISTER);
486 outb(oldlcr, baseio + UART_LCR);
487 }
488
489 #ifdef CONFIG_PCI
490 static int CheckIsMoxaMust(unsigned long io)
491 {
492 u8 oldmcr, hwid;
493 int i;
494
495 outb(0, io + UART_LCR);
496 mxser_disable_must_enchance_mode(io);
497 oldmcr = inb(io + UART_MCR);
498 outb(0, io + UART_MCR);
499 mxser_set_must_xon1_value(io, 0x11);
500 if ((hwid = inb(io + UART_MCR)) != 0) {
501 outb(oldmcr, io + UART_MCR);
502 return MOXA_OTHER_UART;
503 }
504
505 mxser_get_must_hardware_id(io, &hwid);
506 for (i = 1; i < UART_INFO_NUM; i++) { /* 0 = OTHER_UART */
507 if (hwid == Gpci_uart_info[i].type)
508 return (int)hwid;
509 }
510 return MOXA_OTHER_UART;
511 }
512 #endif
513
514 static void process_txrx_fifo(struct mxser_port *info)
515 {
516 int i;
517
518 if ((info->type == PORT_16450) || (info->type == PORT_8250)) {
519 info->rx_trigger = 1;
520 info->rx_high_water = 1;
521 info->rx_low_water = 1;
522 info->xmit_fifo_size = 1;
523 } else
524 for (i = 0; i < UART_INFO_NUM; i++)
525 if (info->board->chip_flag == Gpci_uart_info[i].type) {
526 info->rx_trigger = Gpci_uart_info[i].rx_trigger;
527 info->rx_low_water = Gpci_uart_info[i].rx_low_water;
528 info->rx_high_water = Gpci_uart_info[i].rx_high_water;
529 info->xmit_fifo_size = Gpci_uart_info[i].xmit_fifo_size;
530 break;
531 }
532 }
533
534 static unsigned char mxser_get_msr(int baseaddr, int mode, int port)
535 {
536 static unsigned char mxser_msr[MXSER_PORTS + 1];
537 unsigned char status = 0;
538
539 status = inb(baseaddr + UART_MSR);
540
541 mxser_msr[port] &= 0x0F;
542 mxser_msr[port] |= status;
543 status = mxser_msr[port];
544 if (mode)
545 mxser_msr[port] = 0;
546
547 return status;
548 }
549
550 static int mxser_carrier_raised(struct tty_port *port)
551 {
552 struct mxser_port *mp = container_of(port, struct mxser_port, port);
553 return (inb(mp->ioaddr + UART_MSR) & UART_MSR_DCD)?1:0;
554 }
555
556 static void mxser_dtr_rts(struct tty_port *port, int on)
557 {
558 struct mxser_port *mp = container_of(port, struct mxser_port, port);
559 unsigned long flags;
560
561 spin_lock_irqsave(&mp->slock, flags);
562 if (on)
563 outb(inb(mp->ioaddr + UART_MCR) |
564 UART_MCR_DTR | UART_MCR_RTS, mp->ioaddr + UART_MCR);
565 else
566 outb(inb(mp->ioaddr + UART_MCR)&~(UART_MCR_DTR | UART_MCR_RTS),
567 mp->ioaddr + UART_MCR);
568 spin_unlock_irqrestore(&mp->slock, flags);
569 }
570
571 static int mxser_set_baud(struct tty_struct *tty, long newspd)
572 {
573 struct mxser_port *info = tty->driver_data;
574 int quot = 0, baud;
575 unsigned char cval;
576
577 if (!info->ioaddr)
578 return -1;
579
580 if (newspd > info->max_baud)
581 return -1;
582
583 if (newspd == 134) {
584 quot = 2 * info->baud_base / 269;
585 tty_encode_baud_rate(tty, 134, 134);
586 } else if (newspd) {
587 quot = info->baud_base / newspd;
588 if (quot == 0)
589 quot = 1;
590 baud = info->baud_base/quot;
591 tty_encode_baud_rate(tty, baud, baud);
592 } else {
593 quot = 0;
594 }
595
596 info->timeout = ((info->xmit_fifo_size * HZ * 10 * quot) / info->baud_base);
597 info->timeout += HZ / 50; /* Add .02 seconds of slop */
598
599 if (quot) {
600 info->MCR |= UART_MCR_DTR;
601 outb(info->MCR, info->ioaddr + UART_MCR);
602 } else {
603 info->MCR &= ~UART_MCR_DTR;
604 outb(info->MCR, info->ioaddr + UART_MCR);
605 return 0;
606 }
607
608 cval = inb(info->ioaddr + UART_LCR);
609
610 outb(cval | UART_LCR_DLAB, info->ioaddr + UART_LCR); /* set DLAB */
611
612 outb(quot & 0xff, info->ioaddr + UART_DLL); /* LS of divisor */
613 outb(quot >> 8, info->ioaddr + UART_DLM); /* MS of divisor */
614 outb(cval, info->ioaddr + UART_LCR); /* reset DLAB */
615
616 #ifdef BOTHER
617 if (C_BAUD(tty) == BOTHER) {
618 quot = info->baud_base % newspd;
619 quot *= 8;
620 if (quot % newspd > newspd / 2) {
621 quot /= newspd;
622 quot++;
623 } else
624 quot /= newspd;
625
626 mxser_set_must_enum_value(info->ioaddr, quot);
627 } else
628 #endif
629 mxser_set_must_enum_value(info->ioaddr, 0);
630
631 return 0;
632 }
633
634 /*
635 * This routine is called to set the UART divisor registers to match
636 * the specified baud rate for a serial port.
637 */
638 static int mxser_change_speed(struct tty_struct *tty,
639 struct ktermios *old_termios)
640 {
641 struct mxser_port *info = tty->driver_data;
642 unsigned cflag, cval, fcr;
643 int ret = 0;
644 unsigned char status;
645
646 cflag = tty->termios.c_cflag;
647 if (!info->ioaddr)
648 return ret;
649
650 if (mxser_set_baud_method[tty->index] == 0)
651 mxser_set_baud(tty, tty_get_baud_rate(tty));
652
653 /* byte size and parity */
654 switch (cflag & CSIZE) {
655 case CS5:
656 cval = 0x00;
657 break;
658 case CS6:
659 cval = 0x01;
660 break;
661 case CS7:
662 cval = 0x02;
663 break;
664 case CS8:
665 cval = 0x03;
666 break;
667 default:
668 cval = 0x00;
669 break; /* too keep GCC shut... */
670 }
671 if (cflag & CSTOPB)
672 cval |= 0x04;
673 if (cflag & PARENB)
674 cval |= UART_LCR_PARITY;
675 if (!(cflag & PARODD))
676 cval |= UART_LCR_EPAR;
677 if (cflag & CMSPAR)
678 cval |= UART_LCR_SPAR;
679
680 if ((info->type == PORT_8250) || (info->type == PORT_16450)) {
681 if (info->board->chip_flag) {
682 fcr = UART_FCR_ENABLE_FIFO;
683 fcr |= MOXA_MUST_FCR_GDA_MODE_ENABLE;
684 mxser_set_must_fifo_value(info);
685 } else
686 fcr = 0;
687 } else {
688 fcr = UART_FCR_ENABLE_FIFO;
689 if (info->board->chip_flag) {
690 fcr |= MOXA_MUST_FCR_GDA_MODE_ENABLE;
691 mxser_set_must_fifo_value(info);
692 } else {
693 switch (info->rx_trigger) {
694 case 1:
695 fcr |= UART_FCR_TRIGGER_1;
696 break;
697 case 4:
698 fcr |= UART_FCR_TRIGGER_4;
699 break;
700 case 8:
701 fcr |= UART_FCR_TRIGGER_8;
702 break;
703 default:
704 fcr |= UART_FCR_TRIGGER_14;
705 break;
706 }
707 }
708 }
709
710 /* CTS flow control flag and modem status interrupts */
711 info->IER &= ~UART_IER_MSI;
712 info->MCR &= ~UART_MCR_AFE;
713 if (cflag & CRTSCTS) {
714 info->port.flags |= ASYNC_CTS_FLOW;
715 info->IER |= UART_IER_MSI;
716 if ((info->type == PORT_16550A) || (info->board->chip_flag)) {
717 info->MCR |= UART_MCR_AFE;
718 } else {
719 status = inb(info->ioaddr + UART_MSR);
720 if (tty->hw_stopped) {
721 if (status & UART_MSR_CTS) {
722 tty->hw_stopped = 0;
723 if (info->type != PORT_16550A &&
724 !info->board->chip_flag) {
725 outb(info->IER & ~UART_IER_THRI,
726 info->ioaddr +
727 UART_IER);
728 info->IER |= UART_IER_THRI;
729 outb(info->IER, info->ioaddr +
730 UART_IER);
731 }
732 tty_wakeup(tty);
733 }
734 } else {
735 if (!(status & UART_MSR_CTS)) {
736 tty->hw_stopped = 1;
737 if ((info->type != PORT_16550A) &&
738 (!info->board->chip_flag)) {
739 info->IER &= ~UART_IER_THRI;
740 outb(info->IER, info->ioaddr +
741 UART_IER);
742 }
743 }
744 }
745 }
746 } else {
747 info->port.flags &= ~ASYNC_CTS_FLOW;
748 }
749 outb(info->MCR, info->ioaddr + UART_MCR);
750 if (cflag & CLOCAL) {
751 info->port.flags &= ~ASYNC_CHECK_CD;
752 } else {
753 info->port.flags |= ASYNC_CHECK_CD;
754 info->IER |= UART_IER_MSI;
755 }
756 outb(info->IER, info->ioaddr + UART_IER);
757
758 /*
759 * Set up parity check flag
760 */
761 info->read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_DR;
762 if (I_INPCK(tty))
763 info->read_status_mask |= UART_LSR_FE | UART_LSR_PE;
764 if (I_BRKINT(tty) || I_PARMRK(tty))
765 info->read_status_mask |= UART_LSR_BI;
766
767 info->ignore_status_mask = 0;
768
769 if (I_IGNBRK(tty)) {
770 info->ignore_status_mask |= UART_LSR_BI;
771 info->read_status_mask |= UART_LSR_BI;
772 /*
773 * If we're ignore parity and break indicators, ignore
774 * overruns too. (For real raw support).
775 */
776 if (I_IGNPAR(tty)) {
777 info->ignore_status_mask |=
778 UART_LSR_OE |
779 UART_LSR_PE |
780 UART_LSR_FE;
781 info->read_status_mask |=
782 UART_LSR_OE |
783 UART_LSR_PE |
784 UART_LSR_FE;
785 }
786 }
787 if (info->board->chip_flag) {
788 mxser_set_must_xon1_value(info->ioaddr, START_CHAR(tty));
789 mxser_set_must_xoff1_value(info->ioaddr, STOP_CHAR(tty));
790 if (I_IXON(tty)) {
791 mxser_enable_must_rx_software_flow_control(
792 info->ioaddr);
793 } else {
794 mxser_disable_must_rx_software_flow_control(
795 info->ioaddr);
796 }
797 if (I_IXOFF(tty)) {
798 mxser_enable_must_tx_software_flow_control(
799 info->ioaddr);
800 } else {
801 mxser_disable_must_tx_software_flow_control(
802 info->ioaddr);
803 }
804 }
805
806
807 outb(fcr, info->ioaddr + UART_FCR); /* set fcr */
808 outb(cval, info->ioaddr + UART_LCR);
809
810 return ret;
811 }
812
813 static void mxser_check_modem_status(struct tty_struct *tty,
814 struct mxser_port *port, int status)
815 {
816 /* update input line counters */
817 if (status & UART_MSR_TERI)
818 port->icount.rng++;
819 if (status & UART_MSR_DDSR)
820 port->icount.dsr++;
821 if (status & UART_MSR_DDCD)
822 port->icount.dcd++;
823 if (status & UART_MSR_DCTS)
824 port->icount.cts++;
825 port->mon_data.modem_status = status;
826 wake_up_interruptible(&port->port.delta_msr_wait);
827
828 if ((port->port.flags & ASYNC_CHECK_CD) && (status & UART_MSR_DDCD)) {
829 if (status & UART_MSR_DCD)
830 wake_up_interruptible(&port->port.open_wait);
831 }
832
833 if (tty_port_cts_enabled(&port->port)) {
834 if (tty->hw_stopped) {
835 if (status & UART_MSR_CTS) {
836 tty->hw_stopped = 0;
837
838 if ((port->type != PORT_16550A) &&
839 (!port->board->chip_flag)) {
840 outb(port->IER & ~UART_IER_THRI,
841 port->ioaddr + UART_IER);
842 port->IER |= UART_IER_THRI;
843 outb(port->IER, port->ioaddr +
844 UART_IER);
845 }
846 tty_wakeup(tty);
847 }
848 } else {
849 if (!(status & UART_MSR_CTS)) {
850 tty->hw_stopped = 1;
851 if (port->type != PORT_16550A &&
852 !port->board->chip_flag) {
853 port->IER &= ~UART_IER_THRI;
854 outb(port->IER, port->ioaddr +
855 UART_IER);
856 }
857 }
858 }
859 }
860 }
861
862 static int mxser_activate(struct tty_port *port, struct tty_struct *tty)
863 {
864 struct mxser_port *info = container_of(port, struct mxser_port, port);
865 unsigned long page;
866 unsigned long flags;
867
868 page = __get_free_page(GFP_KERNEL);
869 if (!page)
870 return -ENOMEM;
871
872 spin_lock_irqsave(&info->slock, flags);
873
874 if (!info->ioaddr || !info->type) {
875 set_bit(TTY_IO_ERROR, &tty->flags);
876 free_page(page);
877 spin_unlock_irqrestore(&info->slock, flags);
878 return 0;
879 }
880 info->port.xmit_buf = (unsigned char *) page;
881
882 /*
883 * Clear the FIFO buffers and disable them
884 * (they will be reenabled in mxser_change_speed())
885 */
886 if (info->board->chip_flag)
887 outb((UART_FCR_CLEAR_RCVR |
888 UART_FCR_CLEAR_XMIT |
889 MOXA_MUST_FCR_GDA_MODE_ENABLE), info->ioaddr + UART_FCR);
890 else
891 outb((UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT),
892 info->ioaddr + UART_FCR);
893
894 /*
895 * At this point there's no way the LSR could still be 0xFF;
896 * if it is, then bail out, because there's likely no UART
897 * here.
898 */
899 if (inb(info->ioaddr + UART_LSR) == 0xff) {
900 spin_unlock_irqrestore(&info->slock, flags);
901 if (capable(CAP_SYS_ADMIN)) {
902 set_bit(TTY_IO_ERROR, &tty->flags);
903 return 0;
904 } else
905 return -ENODEV;
906 }
907
908 /*
909 * Clear the interrupt registers.
910 */
911 (void) inb(info->ioaddr + UART_LSR);
912 (void) inb(info->ioaddr + UART_RX);
913 (void) inb(info->ioaddr + UART_IIR);
914 (void) inb(info->ioaddr + UART_MSR);
915
916 /*
917 * Now, initialize the UART
918 */
919 outb(UART_LCR_WLEN8, info->ioaddr + UART_LCR); /* reset DLAB */
920 info->MCR = UART_MCR_DTR | UART_MCR_RTS;
921 outb(info->MCR, info->ioaddr + UART_MCR);
922
923 /*
924 * Finally, enable interrupts
925 */
926 info->IER = UART_IER_MSI | UART_IER_RLSI | UART_IER_RDI;
927
928 if (info->board->chip_flag)
929 info->IER |= MOXA_MUST_IER_EGDAI;
930 outb(info->IER, info->ioaddr + UART_IER); /* enable interrupts */
931
932 /*
933 * And clear the interrupt registers again for luck.
934 */
935 (void) inb(info->ioaddr + UART_LSR);
936 (void) inb(info->ioaddr + UART_RX);
937 (void) inb(info->ioaddr + UART_IIR);
938 (void) inb(info->ioaddr + UART_MSR);
939
940 clear_bit(TTY_IO_ERROR, &tty->flags);
941 info->xmit_cnt = info->xmit_head = info->xmit_tail = 0;
942
943 /*
944 * and set the speed of the serial port
945 */
946 mxser_change_speed(tty, NULL);
947 spin_unlock_irqrestore(&info->slock, flags);
948
949 return 0;
950 }
951
952 /*
953 * This routine will shutdown a serial port
954 */
955 static void mxser_shutdown_port(struct tty_port *port)
956 {
957 struct mxser_port *info = container_of(port, struct mxser_port, port);
958 unsigned long flags;
959
960 spin_lock_irqsave(&info->slock, flags);
961
962 /*
963 * clear delta_msr_wait queue to avoid mem leaks: we may free the irq
964 * here so the queue might never be waken up
965 */
966 wake_up_interruptible(&info->port.delta_msr_wait);
967
968 /*
969 * Free the xmit buffer, if necessary
970 */
971 if (info->port.xmit_buf) {
972 free_page((unsigned long) info->port.xmit_buf);
973 info->port.xmit_buf = NULL;
974 }
975
976 info->IER = 0;
977 outb(0x00, info->ioaddr + UART_IER);
978
979 /* clear Rx/Tx FIFO's */
980 if (info->board->chip_flag)
981 outb(UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT |
982 MOXA_MUST_FCR_GDA_MODE_ENABLE,
983 info->ioaddr + UART_FCR);
984 else
985 outb(UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT,
986 info->ioaddr + UART_FCR);
987
988 /* read data port to reset things */
989 (void) inb(info->ioaddr + UART_RX);
990
991
992 if (info->board->chip_flag)
993 SET_MOXA_MUST_NO_SOFTWARE_FLOW_CONTROL(info->ioaddr);
994
995 spin_unlock_irqrestore(&info->slock, flags);
996 }
997
998 /*
999 * This routine is called whenever a serial port is opened. It
1000 * enables interrupts for a serial port, linking in its async structure into
1001 * the IRQ chain. It also performs the serial-specific
1002 * initialization for the tty structure.
1003 */
1004 static int mxser_open(struct tty_struct *tty, struct file *filp)
1005 {
1006 struct mxser_port *info;
1007 int line;
1008
1009 line = tty->index;
1010 if (line == MXSER_PORTS)
1011 return 0;
1012 info = &mxser_boards[line / MXSER_PORTS_PER_BOARD].ports[line % MXSER_PORTS_PER_BOARD];
1013 if (!info->ioaddr)
1014 return -ENODEV;
1015
1016 tty->driver_data = info;
1017 return tty_port_open(&info->port, tty, filp);
1018 }
1019
1020 static void mxser_flush_buffer(struct tty_struct *tty)
1021 {
1022 struct mxser_port *info = tty->driver_data;
1023 char fcr;
1024 unsigned long flags;
1025
1026
1027 spin_lock_irqsave(&info->slock, flags);
1028 info->xmit_cnt = info->xmit_head = info->xmit_tail = 0;
1029
1030 fcr = inb(info->ioaddr + UART_FCR);
1031 outb((fcr | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT),
1032 info->ioaddr + UART_FCR);
1033 outb(fcr, info->ioaddr + UART_FCR);
1034
1035 spin_unlock_irqrestore(&info->slock, flags);
1036
1037 tty_wakeup(tty);
1038 }
1039
1040
1041 static void mxser_close_port(struct tty_port *port)
1042 {
1043 struct mxser_port *info = container_of(port, struct mxser_port, port);
1044 unsigned long timeout;
1045 /*
1046 * At this point we stop accepting input. To do this, we
1047 * disable the receive line status interrupts, and tell the
1048 * interrupt driver to stop checking the data ready bit in the
1049 * line status register.
1050 */
1051 info->IER &= ~UART_IER_RLSI;
1052 if (info->board->chip_flag)
1053 info->IER &= ~MOXA_MUST_RECV_ISR;
1054
1055 outb(info->IER, info->ioaddr + UART_IER);
1056 /*
1057 * Before we drop DTR, make sure the UART transmitter
1058 * has completely drained; this is especially
1059 * important if there is a transmit FIFO!
1060 */
1061 timeout = jiffies + HZ;
1062 while (!(inb(info->ioaddr + UART_LSR) & UART_LSR_TEMT)) {
1063 schedule_timeout_interruptible(5);
1064 if (time_after(jiffies, timeout))
1065 break;
1066 }
1067 }
1068
1069 /*
1070 * This routine is called when the serial port gets closed. First, we
1071 * wait for the last remaining data to be sent. Then, we unlink its
1072 * async structure from the interrupt chain if necessary, and we free
1073 * that IRQ if nothing is left in the chain.
1074 */
1075 static void mxser_close(struct tty_struct *tty, struct file *filp)
1076 {
1077 struct mxser_port *info = tty->driver_data;
1078 struct tty_port *port = &info->port;
1079
1080 if (tty->index == MXSER_PORTS || info == NULL)
1081 return;
1082 if (tty_port_close_start(port, tty, filp) == 0)
1083 return;
1084 mutex_lock(&port->mutex);
1085 mxser_close_port(port);
1086 mxser_flush_buffer(tty);
1087 if (test_bit(ASYNCB_INITIALIZED, &port->flags)) {
1088 if (C_HUPCL(tty))
1089 tty_port_lower_dtr_rts(port);
1090 }
1091 mxser_shutdown_port(port);
1092 clear_bit(ASYNCB_INITIALIZED, &port->flags);
1093 mutex_unlock(&port->mutex);
1094 /* Right now the tty_port set is done outside of the close_end helper
1095 as we don't yet have everyone using refcounts */
1096 tty_port_close_end(port, tty);
1097 tty_port_tty_set(port, NULL);
1098 }
1099
1100 static int mxser_write(struct tty_struct *tty, const unsigned char *buf, int count)
1101 {
1102 int c, total = 0;
1103 struct mxser_port *info = tty->driver_data;
1104 unsigned long flags;
1105
1106 if (!info->port.xmit_buf)
1107 return 0;
1108
1109 while (1) {
1110 c = min_t(int, count, min(SERIAL_XMIT_SIZE - info->xmit_cnt - 1,
1111 SERIAL_XMIT_SIZE - info->xmit_head));
1112 if (c <= 0)
1113 break;
1114
1115 memcpy(info->port.xmit_buf + info->xmit_head, buf, c);
1116 spin_lock_irqsave(&info->slock, flags);
1117 info->xmit_head = (info->xmit_head + c) &
1118 (SERIAL_XMIT_SIZE - 1);
1119 info->xmit_cnt += c;
1120 spin_unlock_irqrestore(&info->slock, flags);
1121
1122 buf += c;
1123 count -= c;
1124 total += c;
1125 }
1126
1127 if (info->xmit_cnt && !tty->stopped) {
1128 if (!tty->hw_stopped ||
1129 (info->type == PORT_16550A) ||
1130 (info->board->chip_flag)) {
1131 spin_lock_irqsave(&info->slock, flags);
1132 outb(info->IER & ~UART_IER_THRI, info->ioaddr +
1133 UART_IER);
1134 info->IER |= UART_IER_THRI;
1135 outb(info->IER, info->ioaddr + UART_IER);
1136 spin_unlock_irqrestore(&info->slock, flags);
1137 }
1138 }
1139 return total;
1140 }
1141
1142 static int mxser_put_char(struct tty_struct *tty, unsigned char ch)
1143 {
1144 struct mxser_port *info = tty->driver_data;
1145 unsigned long flags;
1146
1147 if (!info->port.xmit_buf)
1148 return 0;
1149
1150 if (info->xmit_cnt >= SERIAL_XMIT_SIZE - 1)
1151 return 0;
1152
1153 spin_lock_irqsave(&info->slock, flags);
1154 info->port.xmit_buf[info->xmit_head++] = ch;
1155 info->xmit_head &= SERIAL_XMIT_SIZE - 1;
1156 info->xmit_cnt++;
1157 spin_unlock_irqrestore(&info->slock, flags);
1158 if (!tty->stopped) {
1159 if (!tty->hw_stopped ||
1160 (info->type == PORT_16550A) ||
1161 info->board->chip_flag) {
1162 spin_lock_irqsave(&info->slock, flags);
1163 outb(info->IER & ~UART_IER_THRI, info->ioaddr + UART_IER);
1164 info->IER |= UART_IER_THRI;
1165 outb(info->IER, info->ioaddr + UART_IER);
1166 spin_unlock_irqrestore(&info->slock, flags);
1167 }
1168 }
1169 return 1;
1170 }
1171
1172
1173 static void mxser_flush_chars(struct tty_struct *tty)
1174 {
1175 struct mxser_port *info = tty->driver_data;
1176 unsigned long flags;
1177
1178 if (info->xmit_cnt <= 0 || tty->stopped || !info->port.xmit_buf ||
1179 (tty->hw_stopped && info->type != PORT_16550A &&
1180 !info->board->chip_flag))
1181 return;
1182
1183 spin_lock_irqsave(&info->slock, flags);
1184
1185 outb(info->IER & ~UART_IER_THRI, info->ioaddr + UART_IER);
1186 info->IER |= UART_IER_THRI;
1187 outb(info->IER, info->ioaddr + UART_IER);
1188
1189 spin_unlock_irqrestore(&info->slock, flags);
1190 }
1191
1192 static int mxser_write_room(struct tty_struct *tty)
1193 {
1194 struct mxser_port *info = tty->driver_data;
1195 int ret;
1196
1197 ret = SERIAL_XMIT_SIZE - info->xmit_cnt - 1;
1198 return ret < 0 ? 0 : ret;
1199 }
1200
1201 static int mxser_chars_in_buffer(struct tty_struct *tty)
1202 {
1203 struct mxser_port *info = tty->driver_data;
1204 return info->xmit_cnt;
1205 }
1206
1207 /*
1208 * ------------------------------------------------------------
1209 * friends of mxser_ioctl()
1210 * ------------------------------------------------------------
1211 */
1212 static int mxser_get_serial_info(struct tty_struct *tty,
1213 struct serial_struct __user *retinfo)
1214 {
1215 struct mxser_port *info = tty->driver_data;
1216 struct serial_struct tmp = {
1217 .type = info->type,
1218 .line = tty->index,
1219 .port = info->ioaddr,
1220 .irq = info->board->irq,
1221 .flags = info->port.flags,
1222 .baud_base = info->baud_base,
1223 .close_delay = info->port.close_delay,
1224 .closing_wait = info->port.closing_wait,
1225 .custom_divisor = info->custom_divisor,
1226 .hub6 = 0
1227 };
1228 if (copy_to_user(retinfo, &tmp, sizeof(*retinfo)))
1229 return -EFAULT;
1230 return 0;
1231 }
1232
1233 static int mxser_set_serial_info(struct tty_struct *tty,
1234 struct serial_struct __user *new_info)
1235 {
1236 struct mxser_port *info = tty->driver_data;
1237 struct tty_port *port = &info->port;
1238 struct serial_struct new_serial;
1239 speed_t baud;
1240 unsigned long sl_flags;
1241 unsigned int flags;
1242 int retval = 0;
1243
1244 if (!new_info || !info->ioaddr)
1245 return -ENODEV;
1246 if (copy_from_user(&new_serial, new_info, sizeof(new_serial)))
1247 return -EFAULT;
1248
1249 if (new_serial.irq != info->board->irq ||
1250 new_serial.port != info->ioaddr)
1251 return -EINVAL;
1252
1253 flags = port->flags & ASYNC_SPD_MASK;
1254
1255 if (!capable(CAP_SYS_ADMIN)) {
1256 if ((new_serial.baud_base != info->baud_base) ||
1257 (new_serial.close_delay != info->port.close_delay) ||
1258 ((new_serial.flags & ~ASYNC_USR_MASK) != (info->port.flags & ~ASYNC_USR_MASK)))
1259 return -EPERM;
1260 info->port.flags = ((info->port.flags & ~ASYNC_USR_MASK) |
1261 (new_serial.flags & ASYNC_USR_MASK));
1262 } else {
1263 /*
1264 * OK, past this point, all the error checking has been done.
1265 * At this point, we start making changes.....
1266 */
1267 port->flags = ((port->flags & ~ASYNC_FLAGS) |
1268 (new_serial.flags & ASYNC_FLAGS));
1269 port->close_delay = new_serial.close_delay * HZ / 100;
1270 port->closing_wait = new_serial.closing_wait * HZ / 100;
1271 port->low_latency = (port->flags & ASYNC_LOW_LATENCY) ? 1 : 0;
1272 if ((port->flags & ASYNC_SPD_MASK) == ASYNC_SPD_CUST &&
1273 (new_serial.baud_base != info->baud_base ||
1274 new_serial.custom_divisor !=
1275 info->custom_divisor)) {
1276 if (new_serial.custom_divisor == 0)
1277 return -EINVAL;
1278 baud = new_serial.baud_base / new_serial.custom_divisor;
1279 tty_encode_baud_rate(tty, baud, baud);
1280 }
1281 }
1282
1283 info->type = new_serial.type;
1284
1285 process_txrx_fifo(info);
1286
1287 if (test_bit(ASYNCB_INITIALIZED, &port->flags)) {
1288 if (flags != (port->flags & ASYNC_SPD_MASK)) {
1289 spin_lock_irqsave(&info->slock, sl_flags);
1290 mxser_change_speed(tty, NULL);
1291 spin_unlock_irqrestore(&info->slock, sl_flags);
1292 }
1293 } else {
1294 retval = mxser_activate(port, tty);
1295 if (retval == 0)
1296 set_bit(ASYNCB_INITIALIZED, &port->flags);
1297 }
1298 return retval;
1299 }
1300
1301 /*
1302 * mxser_get_lsr_info - get line status register info
1303 *
1304 * Purpose: Let user call ioctl() to get info when the UART physically
1305 * is emptied. On bus types like RS485, the transmitter must
1306 * release the bus after transmitting. This must be done when
1307 * the transmit shift register is empty, not be done when the
1308 * transmit holding register is empty. This functionality
1309 * allows an RS485 driver to be written in user space.
1310 */
1311 static int mxser_get_lsr_info(struct mxser_port *info,
1312 unsigned int __user *value)
1313 {
1314 unsigned char status;
1315 unsigned int result;
1316 unsigned long flags;
1317
1318 spin_lock_irqsave(&info->slock, flags);
1319 status = inb(info->ioaddr + UART_LSR);
1320 spin_unlock_irqrestore(&info->slock, flags);
1321 result = ((status & UART_LSR_TEMT) ? TIOCSER_TEMT : 0);
1322 return put_user(result, value);
1323 }
1324
1325 static int mxser_tiocmget(struct tty_struct *tty)
1326 {
1327 struct mxser_port *info = tty->driver_data;
1328 unsigned char control, status;
1329 unsigned long flags;
1330
1331
1332 if (tty->index == MXSER_PORTS)
1333 return -ENOIOCTLCMD;
1334 if (test_bit(TTY_IO_ERROR, &tty->flags))
1335 return -EIO;
1336
1337 control = info->MCR;
1338
1339 spin_lock_irqsave(&info->slock, flags);
1340 status = inb(info->ioaddr + UART_MSR);
1341 if (status & UART_MSR_ANY_DELTA)
1342 mxser_check_modem_status(tty, info, status);
1343 spin_unlock_irqrestore(&info->slock, flags);
1344 return ((control & UART_MCR_RTS) ? TIOCM_RTS : 0) |
1345 ((control & UART_MCR_DTR) ? TIOCM_DTR : 0) |
1346 ((status & UART_MSR_DCD) ? TIOCM_CAR : 0) |
1347 ((status & UART_MSR_RI) ? TIOCM_RNG : 0) |
1348 ((status & UART_MSR_DSR) ? TIOCM_DSR : 0) |
1349 ((status & UART_MSR_CTS) ? TIOCM_CTS : 0);
1350 }
1351
1352 static int mxser_tiocmset(struct tty_struct *tty,
1353 unsigned int set, unsigned int clear)
1354 {
1355 struct mxser_port *info = tty->driver_data;
1356 unsigned long flags;
1357
1358
1359 if (tty->index == MXSER_PORTS)
1360 return -ENOIOCTLCMD;
1361 if (test_bit(TTY_IO_ERROR, &tty->flags))
1362 return -EIO;
1363
1364 spin_lock_irqsave(&info->slock, flags);
1365
1366 if (set & TIOCM_RTS)
1367 info->MCR |= UART_MCR_RTS;
1368 if (set & TIOCM_DTR)
1369 info->MCR |= UART_MCR_DTR;
1370
1371 if (clear & TIOCM_RTS)
1372 info->MCR &= ~UART_MCR_RTS;
1373 if (clear & TIOCM_DTR)
1374 info->MCR &= ~UART_MCR_DTR;
1375
1376 outb(info->MCR, info->ioaddr + UART_MCR);
1377 spin_unlock_irqrestore(&info->slock, flags);
1378 return 0;
1379 }
1380
1381 static int __init mxser_program_mode(int port)
1382 {
1383 int id, i, j, n;
1384
1385 outb(0, port);
1386 outb(0, port);
1387 outb(0, port);
1388 (void)inb(port);
1389 (void)inb(port);
1390 outb(0, port);
1391 (void)inb(port);
1392
1393 id = inb(port + 1) & 0x1F;
1394 if ((id != C168_ASIC_ID) &&
1395 (id != C104_ASIC_ID) &&
1396 (id != C102_ASIC_ID) &&
1397 (id != CI132_ASIC_ID) &&
1398 (id != CI134_ASIC_ID) &&
1399 (id != CI104J_ASIC_ID))
1400 return -1;
1401 for (i = 0, j = 0; i < 4; i++) {
1402 n = inb(port + 2);
1403 if (n == 'M') {
1404 j = 1;
1405 } else if ((j == 1) && (n == 1)) {
1406 j = 2;
1407 break;
1408 } else
1409 j = 0;
1410 }
1411 if (j != 2)
1412 id = -2;
1413 return id;
1414 }
1415
1416 static void __init mxser_normal_mode(int port)
1417 {
1418 int i, n;
1419
1420 outb(0xA5, port + 1);
1421 outb(0x80, port + 3);
1422 outb(12, port + 0); /* 9600 bps */
1423 outb(0, port + 1);
1424 outb(0x03, port + 3); /* 8 data bits */
1425 outb(0x13, port + 4); /* loop back mode */
1426 for (i = 0; i < 16; i++) {
1427 n = inb(port + 5);
1428 if ((n & 0x61) == 0x60)
1429 break;
1430 if ((n & 1) == 1)
1431 (void)inb(port);
1432 }
1433 outb(0x00, port + 4);
1434 }
1435
1436 #define CHIP_SK 0x01 /* Serial Data Clock in Eprom */
1437 #define CHIP_DO 0x02 /* Serial Data Output in Eprom */
1438 #define CHIP_CS 0x04 /* Serial Chip Select in Eprom */
1439 #define CHIP_DI 0x08 /* Serial Data Input in Eprom */
1440 #define EN_CCMD 0x000 /* Chip's command register */
1441 #define EN0_RSARLO 0x008 /* Remote start address reg 0 */
1442 #define EN0_RSARHI 0x009 /* Remote start address reg 1 */
1443 #define EN0_RCNTLO 0x00A /* Remote byte count reg WR */
1444 #define EN0_RCNTHI 0x00B /* Remote byte count reg WR */
1445 #define EN0_DCFG 0x00E /* Data configuration reg WR */
1446 #define EN0_PORT 0x010 /* Rcv missed frame error counter RD */
1447 #define ENC_PAGE0 0x000 /* Select page 0 of chip registers */
1448 #define ENC_PAGE3 0x0C0 /* Select page 3 of chip registers */
1449 static int __init mxser_read_register(int port, unsigned short *regs)
1450 {
1451 int i, k, value, id;
1452 unsigned int j;
1453
1454 id = mxser_program_mode(port);
1455 if (id < 0)
1456 return id;
1457 for (i = 0; i < 14; i++) {
1458 k = (i & 0x3F) | 0x180;
1459 for (j = 0x100; j > 0; j >>= 1) {
1460 outb(CHIP_CS, port);
1461 if (k & j) {
1462 outb(CHIP_CS | CHIP_DO, port);
1463 outb(CHIP_CS | CHIP_DO | CHIP_SK, port); /* A? bit of read */
1464 } else {
1465 outb(CHIP_CS, port);
1466 outb(CHIP_CS | CHIP_SK, port); /* A? bit of read */
1467 }
1468 }
1469 (void)inb(port);
1470 value = 0;
1471 for (k = 0, j = 0x8000; k < 16; k++, j >>= 1) {
1472 outb(CHIP_CS, port);
1473 outb(CHIP_CS | CHIP_SK, port);
1474 if (inb(port) & CHIP_DI)
1475 value |= j;
1476 }
1477 regs[i] = value;
1478 outb(0, port);
1479 }
1480 mxser_normal_mode(port);
1481 return id;
1482 }
1483
1484 static int mxser_ioctl_special(unsigned int cmd, void __user *argp)
1485 {
1486 struct mxser_port *ip;
1487 struct tty_port *port;
1488 struct tty_struct *tty;
1489 int result, status;
1490 unsigned int i, j;
1491 int ret = 0;
1492
1493 switch (cmd) {
1494 case MOXA_GET_MAJOR:
1495 printk_ratelimited(KERN_WARNING "mxser: '%s' uses deprecated ioctl "
1496 "%x (GET_MAJOR), fix your userspace\n",
1497 current->comm, cmd);
1498 return put_user(ttymajor, (int __user *)argp);
1499
1500 case MOXA_CHKPORTENABLE:
1501 result = 0;
1502 for (i = 0; i < MXSER_BOARDS; i++)
1503 for (j = 0; j < MXSER_PORTS_PER_BOARD; j++)
1504 if (mxser_boards[i].ports[j].ioaddr)
1505 result |= (1 << i);
1506 return put_user(result, (unsigned long __user *)argp);
1507 case MOXA_GETDATACOUNT:
1508 /* The receive side is locked by port->slock but it isn't
1509 clear that an exact snapshot is worth copying here */
1510 if (copy_to_user(argp, &mxvar_log, sizeof(mxvar_log)))
1511 ret = -EFAULT;
1512 return ret;
1513 case MOXA_GETMSTATUS: {
1514 struct mxser_mstatus ms, __user *msu = argp;
1515 for (i = 0; i < MXSER_BOARDS; i++)
1516 for (j = 0; j < MXSER_PORTS_PER_BOARD; j++) {
1517 ip = &mxser_boards[i].ports[j];
1518 port = &ip->port;
1519 memset(&ms, 0, sizeof(ms));
1520
1521 mutex_lock(&port->mutex);
1522 if (!ip->ioaddr)
1523 goto copy;
1524
1525 tty = tty_port_tty_get(port);
1526
1527 if (!tty)
1528 ms.cflag = ip->normal_termios.c_cflag;
1529 else
1530 ms.cflag = tty->termios.c_cflag;
1531 tty_kref_put(tty);
1532 spin_lock_irq(&ip->slock);
1533 status = inb(ip->ioaddr + UART_MSR);
1534 spin_unlock_irq(&ip->slock);
1535 if (status & UART_MSR_DCD)
1536 ms.dcd = 1;
1537 if (status & UART_MSR_DSR)
1538 ms.dsr = 1;
1539 if (status & UART_MSR_CTS)
1540 ms.cts = 1;
1541 copy:
1542 mutex_unlock(&port->mutex);
1543 if (copy_to_user(msu, &ms, sizeof(ms)))
1544 return -EFAULT;
1545 msu++;
1546 }
1547 return 0;
1548 }
1549 case MOXA_ASPP_MON_EXT: {
1550 struct mxser_mon_ext *me; /* it's 2k, stack unfriendly */
1551 unsigned int cflag, iflag, p;
1552 u8 opmode;
1553
1554 me = kzalloc(sizeof(*me), GFP_KERNEL);
1555 if (!me)
1556 return -ENOMEM;
1557
1558 for (i = 0, p = 0; i < MXSER_BOARDS; i++) {
1559 for (j = 0; j < MXSER_PORTS_PER_BOARD; j++, p++) {
1560 if (p >= ARRAY_SIZE(me->rx_cnt)) {
1561 i = MXSER_BOARDS;
1562 break;
1563 }
1564 ip = &mxser_boards[i].ports[j];
1565 port = &ip->port;
1566
1567 mutex_lock(&port->mutex);
1568 if (!ip->ioaddr) {
1569 mutex_unlock(&port->mutex);
1570 continue;
1571 }
1572
1573 spin_lock_irq(&ip->slock);
1574 status = mxser_get_msr(ip->ioaddr, 0, p);
1575
1576 if (status & UART_MSR_TERI)
1577 ip->icount.rng++;
1578 if (status & UART_MSR_DDSR)
1579 ip->icount.dsr++;
1580 if (status & UART_MSR_DDCD)
1581 ip->icount.dcd++;
1582 if (status & UART_MSR_DCTS)
1583 ip->icount.cts++;
1584
1585 ip->mon_data.modem_status = status;
1586 me->rx_cnt[p] = ip->mon_data.rxcnt;
1587 me->tx_cnt[p] = ip->mon_data.txcnt;
1588 me->up_rxcnt[p] = ip->mon_data.up_rxcnt;
1589 me->up_txcnt[p] = ip->mon_data.up_txcnt;
1590 me->modem_status[p] =
1591 ip->mon_data.modem_status;
1592 spin_unlock_irq(&ip->slock);
1593
1594 tty = tty_port_tty_get(&ip->port);
1595
1596 if (!tty) {
1597 cflag = ip->normal_termios.c_cflag;
1598 iflag = ip->normal_termios.c_iflag;
1599 me->baudrate[p] = tty_termios_baud_rate(&ip->normal_termios);
1600 } else {
1601 cflag = tty->termios.c_cflag;
1602 iflag = tty->termios.c_iflag;
1603 me->baudrate[p] = tty_get_baud_rate(tty);
1604 }
1605 tty_kref_put(tty);
1606
1607 me->databits[p] = cflag & CSIZE;
1608 me->stopbits[p] = cflag & CSTOPB;
1609 me->parity[p] = cflag & (PARENB | PARODD |
1610 CMSPAR);
1611
1612 if (cflag & CRTSCTS)
1613 me->flowctrl[p] |= 0x03;
1614
1615 if (iflag & (IXON | IXOFF))
1616 me->flowctrl[p] |= 0x0C;
1617
1618 if (ip->type == PORT_16550A)
1619 me->fifo[p] = 1;
1620
1621 opmode = inb(ip->opmode_ioaddr)>>((p % 4) * 2);
1622 opmode &= OP_MODE_MASK;
1623 me->iftype[p] = opmode;
1624 mutex_unlock(&port->mutex);
1625 }
1626 }
1627 if (copy_to_user(argp, me, sizeof(*me)))
1628 ret = -EFAULT;
1629 kfree(me);
1630 return ret;
1631 }
1632 default:
1633 return -ENOIOCTLCMD;
1634 }
1635 return 0;
1636 }
1637
1638 static int mxser_cflags_changed(struct mxser_port *info, unsigned long arg,
1639 struct async_icount *cprev)
1640 {
1641 struct async_icount cnow;
1642 unsigned long flags;
1643 int ret;
1644
1645 spin_lock_irqsave(&info->slock, flags);
1646 cnow = info->icount; /* atomic copy */
1647 spin_unlock_irqrestore(&info->slock, flags);
1648
1649 ret = ((arg & TIOCM_RNG) && (cnow.rng != cprev->rng)) ||
1650 ((arg & TIOCM_DSR) && (cnow.dsr != cprev->dsr)) ||
1651 ((arg & TIOCM_CD) && (cnow.dcd != cprev->dcd)) ||
1652 ((arg & TIOCM_CTS) && (cnow.cts != cprev->cts));
1653
1654 *cprev = cnow;
1655
1656 return ret;
1657 }
1658
1659 static int mxser_ioctl(struct tty_struct *tty,
1660 unsigned int cmd, unsigned long arg)
1661 {
1662 struct mxser_port *info = tty->driver_data;
1663 struct tty_port *port = &info->port;
1664 struct async_icount cnow;
1665 unsigned long flags;
1666 void __user *argp = (void __user *)arg;
1667 int retval;
1668
1669 if (tty->index == MXSER_PORTS)
1670 return mxser_ioctl_special(cmd, argp);
1671
1672 if (cmd == MOXA_SET_OP_MODE || cmd == MOXA_GET_OP_MODE) {
1673 int p;
1674 unsigned long opmode;
1675 static unsigned char ModeMask[] = { 0xfc, 0xf3, 0xcf, 0x3f };
1676 int shiftbit;
1677 unsigned char val, mask;
1678
1679 p = tty->index % 4;
1680 if (cmd == MOXA_SET_OP_MODE) {
1681 if (get_user(opmode, (int __user *) argp))
1682 return -EFAULT;
1683 if (opmode != RS232_MODE &&
1684 opmode != RS485_2WIRE_MODE &&
1685 opmode != RS422_MODE &&
1686 opmode != RS485_4WIRE_MODE)
1687 return -EFAULT;
1688 mask = ModeMask[p];
1689 shiftbit = p * 2;
1690 spin_lock_irq(&info->slock);
1691 val = inb(info->opmode_ioaddr);
1692 val &= mask;
1693 val |= (opmode << shiftbit);
1694 outb(val, info->opmode_ioaddr);
1695 spin_unlock_irq(&info->slock);
1696 } else {
1697 shiftbit = p * 2;
1698 spin_lock_irq(&info->slock);
1699 opmode = inb(info->opmode_ioaddr) >> shiftbit;
1700 spin_unlock_irq(&info->slock);
1701 opmode &= OP_MODE_MASK;
1702 if (put_user(opmode, (int __user *)argp))
1703 return -EFAULT;
1704 }
1705 return 0;
1706 }
1707
1708 if (cmd != TIOCGSERIAL && cmd != TIOCMIWAIT &&
1709 test_bit(TTY_IO_ERROR, &tty->flags))
1710 return -EIO;
1711
1712 switch (cmd) {
1713 case TIOCGSERIAL:
1714 mutex_lock(&port->mutex);
1715 retval = mxser_get_serial_info(tty, argp);
1716 mutex_unlock(&port->mutex);
1717 return retval;
1718 case TIOCSSERIAL:
1719 mutex_lock(&port->mutex);
1720 retval = mxser_set_serial_info(tty, argp);
1721 mutex_unlock(&port->mutex);
1722 return retval;
1723 case TIOCSERGETLSR: /* Get line status register */
1724 return mxser_get_lsr_info(info, argp);
1725 /*
1726 * Wait for any of the 4 modem inputs (DCD,RI,DSR,CTS) to change
1727 * - mask passed in arg for lines of interest
1728 * (use |'ed TIOCM_RNG/DSR/CD/CTS for masking)
1729 * Caller should use TIOCGICOUNT to see which one it was
1730 */
1731 case TIOCMIWAIT:
1732 spin_lock_irqsave(&info->slock, flags);
1733 cnow = info->icount; /* note the counters on entry */
1734 spin_unlock_irqrestore(&info->slock, flags);
1735
1736 return wait_event_interruptible(info->port.delta_msr_wait,
1737 mxser_cflags_changed(info, arg, &cnow));
1738 case MOXA_HighSpeedOn:
1739 return put_user(info->baud_base != 115200 ? 1 : 0, (int __user *)argp);
1740 case MOXA_SDS_RSTICOUNTER:
1741 spin_lock_irq(&info->slock);
1742 info->mon_data.rxcnt = 0;
1743 info->mon_data.txcnt = 0;
1744 spin_unlock_irq(&info->slock);
1745 return 0;
1746
1747 case MOXA_ASPP_OQUEUE:{
1748 int len, lsr;
1749
1750 len = mxser_chars_in_buffer(tty);
1751 spin_lock_irq(&info->slock);
1752 lsr = inb(info->ioaddr + UART_LSR) & UART_LSR_THRE;
1753 spin_unlock_irq(&info->slock);
1754 len += (lsr ? 0 : 1);
1755
1756 return put_user(len, (int __user *)argp);
1757 }
1758 case MOXA_ASPP_MON: {
1759 int mcr, status;
1760
1761 spin_lock_irq(&info->slock);
1762 status = mxser_get_msr(info->ioaddr, 1, tty->index);
1763 mxser_check_modem_status(tty, info, status);
1764
1765 mcr = inb(info->ioaddr + UART_MCR);
1766 spin_unlock_irq(&info->slock);
1767
1768 if (mcr & MOXA_MUST_MCR_XON_FLAG)
1769 info->mon_data.hold_reason &= ~NPPI_NOTIFY_XOFFHOLD;
1770 else
1771 info->mon_data.hold_reason |= NPPI_NOTIFY_XOFFHOLD;
1772
1773 if (mcr & MOXA_MUST_MCR_TX_XON)
1774 info->mon_data.hold_reason &= ~NPPI_NOTIFY_XOFFXENT;
1775 else
1776 info->mon_data.hold_reason |= NPPI_NOTIFY_XOFFXENT;
1777
1778 if (tty->hw_stopped)
1779 info->mon_data.hold_reason |= NPPI_NOTIFY_CTSHOLD;
1780 else
1781 info->mon_data.hold_reason &= ~NPPI_NOTIFY_CTSHOLD;
1782
1783 if (copy_to_user(argp, &info->mon_data,
1784 sizeof(struct mxser_mon)))
1785 return -EFAULT;
1786
1787 return 0;
1788 }
1789 case MOXA_ASPP_LSTATUS: {
1790 if (put_user(info->err_shadow, (unsigned char __user *)argp))
1791 return -EFAULT;
1792
1793 info->err_shadow = 0;
1794 return 0;
1795 }
1796 case MOXA_SET_BAUD_METHOD: {
1797 int method;
1798
1799 if (get_user(method, (int __user *)argp))
1800 return -EFAULT;
1801 mxser_set_baud_method[tty->index] = method;
1802 return put_user(method, (int __user *)argp);
1803 }
1804 default:
1805 return -ENOIOCTLCMD;
1806 }
1807 return 0;
1808 }
1809
1810 /*
1811 * Get counter of input serial line interrupts (DCD,RI,DSR,CTS)
1812 * Return: write counters to the user passed counter struct
1813 * NB: both 1->0 and 0->1 transitions are counted except for
1814 * RI where only 0->1 is counted.
1815 */
1816
1817 static int mxser_get_icount(struct tty_struct *tty,
1818 struct serial_icounter_struct *icount)
1819
1820 {
1821 struct mxser_port *info = tty->driver_data;
1822 struct async_icount cnow;
1823 unsigned long flags;
1824
1825 spin_lock_irqsave(&info->slock, flags);
1826 cnow = info->icount;
1827 spin_unlock_irqrestore(&info->slock, flags);
1828
1829 icount->frame = cnow.frame;
1830 icount->brk = cnow.brk;
1831 icount->overrun = cnow.overrun;
1832 icount->buf_overrun = cnow.buf_overrun;
1833 icount->parity = cnow.parity;
1834 icount->rx = cnow.rx;
1835 icount->tx = cnow.tx;
1836 icount->cts = cnow.cts;
1837 icount->dsr = cnow.dsr;
1838 icount->rng = cnow.rng;
1839 icount->dcd = cnow.dcd;
1840 return 0;
1841 }
1842
1843 static void mxser_stoprx(struct tty_struct *tty)
1844 {
1845 struct mxser_port *info = tty->driver_data;
1846
1847 info->ldisc_stop_rx = 1;
1848 if (I_IXOFF(tty)) {
1849 if (info->board->chip_flag) {
1850 info->IER &= ~MOXA_MUST_RECV_ISR;
1851 outb(info->IER, info->ioaddr + UART_IER);
1852 } else {
1853 info->x_char = STOP_CHAR(tty);
1854 outb(0, info->ioaddr + UART_IER);
1855 info->IER |= UART_IER_THRI;
1856 outb(info->IER, info->ioaddr + UART_IER);
1857 }
1858 }
1859
1860 if (tty->termios.c_cflag & CRTSCTS) {
1861 info->MCR &= ~UART_MCR_RTS;
1862 outb(info->MCR, info->ioaddr + UART_MCR);
1863 }
1864 }
1865
1866 /*
1867 * This routine is called by the upper-layer tty layer to signal that
1868 * incoming characters should be throttled.
1869 */
1870 static void mxser_throttle(struct tty_struct *tty)
1871 {
1872 mxser_stoprx(tty);
1873 }
1874
1875 static void mxser_unthrottle(struct tty_struct *tty)
1876 {
1877 struct mxser_port *info = tty->driver_data;
1878
1879 /* startrx */
1880 info->ldisc_stop_rx = 0;
1881 if (I_IXOFF(tty)) {
1882 if (info->x_char)
1883 info->x_char = 0;
1884 else {
1885 if (info->board->chip_flag) {
1886 info->IER |= MOXA_MUST_RECV_ISR;
1887 outb(info->IER, info->ioaddr + UART_IER);
1888 } else {
1889 info->x_char = START_CHAR(tty);
1890 outb(0, info->ioaddr + UART_IER);
1891 info->IER |= UART_IER_THRI;
1892 outb(info->IER, info->ioaddr + UART_IER);
1893 }
1894 }
1895 }
1896
1897 if (tty->termios.c_cflag & CRTSCTS) {
1898 info->MCR |= UART_MCR_RTS;
1899 outb(info->MCR, info->ioaddr + UART_MCR);
1900 }
1901 }
1902
1903 /*
1904 * mxser_stop() and mxser_start()
1905 *
1906 * This routines are called before setting or resetting tty->stopped.
1907 * They enable or disable transmitter interrupts, as necessary.
1908 */
1909 static void mxser_stop(struct tty_struct *tty)
1910 {
1911 struct mxser_port *info = tty->driver_data;
1912 unsigned long flags;
1913
1914 spin_lock_irqsave(&info->slock, flags);
1915 if (info->IER & UART_IER_THRI) {
1916 info->IER &= ~UART_IER_THRI;
1917 outb(info->IER, info->ioaddr + UART_IER);
1918 }
1919 spin_unlock_irqrestore(&info->slock, flags);
1920 }
1921
1922 static void mxser_start(struct tty_struct *tty)
1923 {
1924 struct mxser_port *info = tty->driver_data;
1925 unsigned long flags;
1926
1927 spin_lock_irqsave(&info->slock, flags);
1928 if (info->xmit_cnt && info->port.xmit_buf) {
1929 outb(info->IER & ~UART_IER_THRI, info->ioaddr + UART_IER);
1930 info->IER |= UART_IER_THRI;
1931 outb(info->IER, info->ioaddr + UART_IER);
1932 }
1933 spin_unlock_irqrestore(&info->slock, flags);
1934 }
1935
1936 static void mxser_set_termios(struct tty_struct *tty, struct ktermios *old_termios)
1937 {
1938 struct mxser_port *info = tty->driver_data;
1939 unsigned long flags;
1940
1941 spin_lock_irqsave(&info->slock, flags);
1942 mxser_change_speed(tty, old_termios);
1943 spin_unlock_irqrestore(&info->slock, flags);
1944
1945 if ((old_termios->c_cflag & CRTSCTS) &&
1946 !(tty->termios.c_cflag & CRTSCTS)) {
1947 tty->hw_stopped = 0;
1948 mxser_start(tty);
1949 }
1950
1951 /* Handle sw stopped */
1952 if ((old_termios->c_iflag & IXON) &&
1953 !(tty->termios.c_iflag & IXON)) {
1954 tty->stopped = 0;
1955
1956 if (info->board->chip_flag) {
1957 spin_lock_irqsave(&info->slock, flags);
1958 mxser_disable_must_rx_software_flow_control(
1959 info->ioaddr);
1960 spin_unlock_irqrestore(&info->slock, flags);
1961 }
1962
1963 mxser_start(tty);
1964 }
1965 }
1966
1967 /*
1968 * mxser_wait_until_sent() --- wait until the transmitter is empty
1969 */
1970 static void mxser_wait_until_sent(struct tty_struct *tty, int timeout)
1971 {
1972 struct mxser_port *info = tty->driver_data;
1973 unsigned long orig_jiffies, char_time;
1974 unsigned long flags;
1975 int lsr;
1976
1977 if (info->type == PORT_UNKNOWN)
1978 return;
1979
1980 if (info->xmit_fifo_size == 0)
1981 return; /* Just in case.... */
1982
1983 orig_jiffies = jiffies;
1984 /*
1985 * Set the check interval to be 1/5 of the estimated time to
1986 * send a single character, and make it at least 1. The check
1987 * interval should also be less than the timeout.
1988 *
1989 * Note: we have to use pretty tight timings here to satisfy
1990 * the NIST-PCTS.
1991 */
1992 char_time = (info->timeout - HZ / 50) / info->xmit_fifo_size;
1993 char_time = char_time / 5;
1994 if (char_time == 0)
1995 char_time = 1;
1996 if (timeout && timeout < char_time)
1997 char_time = timeout;
1998 /*
1999 * If the transmitter hasn't cleared in twice the approximate
2000 * amount of time to send the entire FIFO, it probably won't
2001 * ever clear. This assumes the UART isn't doing flow
2002 * control, which is currently the case. Hence, if it ever
2003 * takes longer than info->timeout, this is probably due to a
2004 * UART bug of some kind. So, we clamp the timeout parameter at
2005 * 2*info->timeout.
2006 */
2007 if (!timeout || timeout > 2 * info->timeout)
2008 timeout = 2 * info->timeout;
2009
2010 spin_lock_irqsave(&info->slock, flags);
2011 while (!((lsr = inb(info->ioaddr + UART_LSR)) & UART_LSR_TEMT)) {
2012 spin_unlock_irqrestore(&info->slock, flags);
2013 schedule_timeout_interruptible(char_time);
2014 spin_lock_irqsave(&info->slock, flags);
2015 if (signal_pending(current))
2016 break;
2017 if (timeout && time_after(jiffies, orig_jiffies + timeout))
2018 break;
2019 }
2020 spin_unlock_irqrestore(&info->slock, flags);
2021 set_current_state(TASK_RUNNING);
2022 }
2023
2024 /*
2025 * This routine is called by tty_hangup() when a hangup is signaled.
2026 */
2027 static void mxser_hangup(struct tty_struct *tty)
2028 {
2029 struct mxser_port *info = tty->driver_data;
2030
2031 mxser_flush_buffer(tty);
2032 tty_port_hangup(&info->port);
2033 }
2034
2035 /*
2036 * mxser_rs_break() --- routine which turns the break handling on or off
2037 */
2038 static int mxser_rs_break(struct tty_struct *tty, int break_state)
2039 {
2040 struct mxser_port *info = tty->driver_data;
2041 unsigned long flags;
2042
2043 spin_lock_irqsave(&info->slock, flags);
2044 if (break_state == -1)
2045 outb(inb(info->ioaddr + UART_LCR) | UART_LCR_SBC,
2046 info->ioaddr + UART_LCR);
2047 else
2048 outb(inb(info->ioaddr + UART_LCR) & ~UART_LCR_SBC,
2049 info->ioaddr + UART_LCR);
2050 spin_unlock_irqrestore(&info->slock, flags);
2051 return 0;
2052 }
2053
2054 static void mxser_receive_chars(struct tty_struct *tty,
2055 struct mxser_port *port, int *status)
2056 {
2057 unsigned char ch, gdl;
2058 int ignored = 0;
2059 int cnt = 0;
2060 int recv_room;
2061 int max = 256;
2062
2063 recv_room = tty->receive_room;
2064 if (recv_room == 0 && !port->ldisc_stop_rx)
2065 mxser_stoprx(tty);
2066 if (port->board->chip_flag != MOXA_OTHER_UART) {
2067
2068 if (*status & UART_LSR_SPECIAL)
2069 goto intr_old;
2070 if (port->board->chip_flag == MOXA_MUST_MU860_HWID &&
2071 (*status & MOXA_MUST_LSR_RERR))
2072 goto intr_old;
2073 if (*status & MOXA_MUST_LSR_RERR)
2074 goto intr_old;
2075
2076 gdl = inb(port->ioaddr + MOXA_MUST_GDL_REGISTER);
2077
2078 if (port->board->chip_flag == MOXA_MUST_MU150_HWID)
2079 gdl &= MOXA_MUST_GDL_MASK;
2080 if (gdl >= recv_room) {
2081 if (!port->ldisc_stop_rx)
2082 mxser_stoprx(tty);
2083 }
2084 while (gdl--) {
2085 ch = inb(port->ioaddr + UART_RX);
2086 tty_insert_flip_char(&port->port, ch, 0);
2087 cnt++;
2088 }
2089 goto end_intr;
2090 }
2091 intr_old:
2092
2093 do {
2094 if (max-- < 0)
2095 break;
2096
2097 ch = inb(port->ioaddr + UART_RX);
2098 if (port->board->chip_flag && (*status & UART_LSR_OE))
2099 outb(0x23, port->ioaddr + UART_FCR);
2100 *status &= port->read_status_mask;
2101 if (*status & port->ignore_status_mask) {
2102 if (++ignored > 100)
2103 break;
2104 } else {
2105 char flag = 0;
2106 if (*status & UART_LSR_SPECIAL) {
2107 if (*status & UART_LSR_BI) {
2108 flag = TTY_BREAK;
2109 port->icount.brk++;
2110
2111 if (port->port.flags & ASYNC_SAK)
2112 do_SAK(tty);
2113 } else if (*status & UART_LSR_PE) {
2114 flag = TTY_PARITY;
2115 port->icount.parity++;
2116 } else if (*status & UART_LSR_FE) {
2117 flag = TTY_FRAME;
2118 port->icount.frame++;
2119 } else if (*status & UART_LSR_OE) {
2120 flag = TTY_OVERRUN;
2121 port->icount.overrun++;
2122 } else
2123 flag = TTY_BREAK;
2124 }
2125 tty_insert_flip_char(&port->port, ch, flag);
2126 cnt++;
2127 if (cnt >= recv_room) {
2128 if (!port->ldisc_stop_rx)
2129 mxser_stoprx(tty);
2130 break;
2131 }
2132
2133 }
2134
2135 if (port->board->chip_flag)
2136 break;
2137
2138 *status = inb(port->ioaddr + UART_LSR);
2139 } while (*status & UART_LSR_DR);
2140
2141 end_intr:
2142 mxvar_log.rxcnt[tty->index] += cnt;
2143 port->mon_data.rxcnt += cnt;
2144 port->mon_data.up_rxcnt += cnt;
2145
2146 /*
2147 * We are called from an interrupt context with &port->slock
2148 * being held. Drop it temporarily in order to prevent
2149 * recursive locking.
2150 */
2151 spin_unlock(&port->slock);
2152 tty_flip_buffer_push(&port->port);
2153 spin_lock(&port->slock);
2154 }
2155
2156 static void mxser_transmit_chars(struct tty_struct *tty, struct mxser_port *port)
2157 {
2158 int count, cnt;
2159
2160 if (port->x_char) {
2161 outb(port->x_char, port->ioaddr + UART_TX);
2162 port->x_char = 0;
2163 mxvar_log.txcnt[tty->index]++;
2164 port->mon_data.txcnt++;
2165 port->mon_data.up_txcnt++;
2166 port->icount.tx++;
2167 return;
2168 }
2169
2170 if (port->port.xmit_buf == NULL)
2171 return;
2172
2173 if (port->xmit_cnt <= 0 || tty->stopped ||
2174 (tty->hw_stopped &&
2175 (port->type != PORT_16550A) &&
2176 (!port->board->chip_flag))) {
2177 port->IER &= ~UART_IER_THRI;
2178 outb(port->IER, port->ioaddr + UART_IER);
2179 return;
2180 }
2181
2182 cnt = port->xmit_cnt;
2183 count = port->xmit_fifo_size;
2184 do {
2185 outb(port->port.xmit_buf[port->xmit_tail++],
2186 port->ioaddr + UART_TX);
2187 port->xmit_tail = port->xmit_tail & (SERIAL_XMIT_SIZE - 1);
2188 if (--port->xmit_cnt <= 0)
2189 break;
2190 } while (--count > 0);
2191 mxvar_log.txcnt[tty->index] += (cnt - port->xmit_cnt);
2192
2193 port->mon_data.txcnt += (cnt - port->xmit_cnt);
2194 port->mon_data.up_txcnt += (cnt - port->xmit_cnt);
2195 port->icount.tx += (cnt - port->xmit_cnt);
2196
2197 if (port->xmit_cnt < WAKEUP_CHARS)
2198 tty_wakeup(tty);
2199
2200 if (port->xmit_cnt <= 0) {
2201 port->IER &= ~UART_IER_THRI;
2202 outb(port->IER, port->ioaddr + UART_IER);
2203 }
2204 }
2205
2206 /*
2207 * This is the serial driver's generic interrupt routine
2208 */
2209 static irqreturn_t mxser_interrupt(int irq, void *dev_id)
2210 {
2211 int status, iir, i;
2212 struct mxser_board *brd = NULL;
2213 struct mxser_port *port;
2214 int max, irqbits, bits, msr;
2215 unsigned int int_cnt, pass_counter = 0;
2216 int handled = IRQ_NONE;
2217 struct tty_struct *tty;
2218
2219 for (i = 0; i < MXSER_BOARDS; i++)
2220 if (dev_id == &mxser_boards[i]) {
2221 brd = dev_id;
2222 break;
2223 }
2224
2225 if (i == MXSER_BOARDS)
2226 goto irq_stop;
2227 if (brd == NULL)
2228 goto irq_stop;
2229 max = brd->info->nports;
2230 while (pass_counter++ < MXSER_ISR_PASS_LIMIT) {
2231 irqbits = inb(brd->vector) & brd->vector_mask;
2232 if (irqbits == brd->vector_mask)
2233 break;
2234
2235 handled = IRQ_HANDLED;
2236 for (i = 0, bits = 1; i < max; i++, irqbits |= bits, bits <<= 1) {
2237 if (irqbits == brd->vector_mask)
2238 break;
2239 if (bits & irqbits)
2240 continue;
2241 port = &brd->ports[i];
2242
2243 int_cnt = 0;
2244 spin_lock(&port->slock);
2245 do {
2246 iir = inb(port->ioaddr + UART_IIR);
2247 if (iir & UART_IIR_NO_INT)
2248 break;
2249 iir &= MOXA_MUST_IIR_MASK;
2250 tty = tty_port_tty_get(&port->port);
2251 if (!tty ||
2252 (port->port.flags & ASYNC_CLOSING) ||
2253 !(port->port.flags &
2254 ASYNC_INITIALIZED)) {
2255 status = inb(port->ioaddr + UART_LSR);
2256 outb(0x27, port->ioaddr + UART_FCR);
2257 inb(port->ioaddr + UART_MSR);
2258 tty_kref_put(tty);
2259 break;
2260 }
2261
2262 status = inb(port->ioaddr + UART_LSR);
2263
2264 if (status & UART_LSR_PE)
2265 port->err_shadow |= NPPI_NOTIFY_PARITY;
2266 if (status & UART_LSR_FE)
2267 port->err_shadow |= NPPI_NOTIFY_FRAMING;
2268 if (status & UART_LSR_OE)
2269 port->err_shadow |=
2270 NPPI_NOTIFY_HW_OVERRUN;
2271 if (status & UART_LSR_BI)
2272 port->err_shadow |= NPPI_NOTIFY_BREAK;
2273
2274 if (port->board->chip_flag) {
2275 if (iir == MOXA_MUST_IIR_GDA ||
2276 iir == MOXA_MUST_IIR_RDA ||
2277 iir == MOXA_MUST_IIR_RTO ||
2278 iir == MOXA_MUST_IIR_LSR)
2279 mxser_receive_chars(tty, port,
2280 &status);
2281
2282 } else {
2283 status &= port->read_status_mask;
2284 if (status & UART_LSR_DR)
2285 mxser_receive_chars(tty, port,
2286 &status);
2287 }
2288 msr = inb(port->ioaddr + UART_MSR);
2289 if (msr & UART_MSR_ANY_DELTA)
2290 mxser_check_modem_status(tty, port, msr);
2291
2292 if (port->board->chip_flag) {
2293 if (iir == 0x02 && (status &
2294 UART_LSR_THRE))
2295 mxser_transmit_chars(tty, port);
2296 } else {
2297 if (status & UART_LSR_THRE)
2298 mxser_transmit_chars(tty, port);
2299 }
2300 tty_kref_put(tty);
2301 } while (int_cnt++ < MXSER_ISR_PASS_LIMIT);
2302 spin_unlock(&port->slock);
2303 }
2304 }
2305
2306 irq_stop:
2307 return handled;
2308 }
2309
2310 static const struct tty_operations mxser_ops = {
2311 .open = mxser_open,
2312 .close = mxser_close,
2313 .write = mxser_write,
2314 .put_char = mxser_put_char,
2315 .flush_chars = mxser_flush_chars,
2316 .write_room = mxser_write_room,
2317 .chars_in_buffer = mxser_chars_in_buffer,
2318 .flush_buffer = mxser_flush_buffer,
2319 .ioctl = mxser_ioctl,
2320 .throttle = mxser_throttle,
2321 .unthrottle = mxser_unthrottle,
2322 .set_termios = mxser_set_termios,
2323 .stop = mxser_stop,
2324 .start = mxser_start,
2325 .hangup = mxser_hangup,
2326 .break_ctl = mxser_rs_break,
2327 .wait_until_sent = mxser_wait_until_sent,
2328 .tiocmget = mxser_tiocmget,
2329 .tiocmset = mxser_tiocmset,
2330 .get_icount = mxser_get_icount,
2331 };
2332
2333 static struct tty_port_operations mxser_port_ops = {
2334 .carrier_raised = mxser_carrier_raised,
2335 .dtr_rts = mxser_dtr_rts,
2336 .activate = mxser_activate,
2337 .shutdown = mxser_shutdown_port,
2338 };
2339
2340 /*
2341 * The MOXA Smartio/Industio serial driver boot-time initialization code!
2342 */
2343
2344 static bool allow_overlapping_vector;
2345 module_param(allow_overlapping_vector, bool, S_IRUGO);
2346 MODULE_PARM_DESC(allow_overlapping_vector, "whether we allow ISA cards to be configured such that vector overlabs IO ports (default=no)");
2347
2348 static bool mxser_overlapping_vector(struct mxser_board *brd)
2349 {
2350 return allow_overlapping_vector &&
2351 brd->vector >= brd->ports[0].ioaddr &&
2352 brd->vector < brd->ports[0].ioaddr + 8 * brd->info->nports;
2353 }
2354
2355 static int mxser_request_vector(struct mxser_board *brd)
2356 {
2357 if (mxser_overlapping_vector(brd))
2358 return 0;
2359 return request_region(brd->vector, 1, "mxser(vector)") ? 0 : -EIO;
2360 }
2361
2362 static void mxser_release_vector(struct mxser_board *brd)
2363 {
2364 if (mxser_overlapping_vector(brd))
2365 return;
2366 release_region(brd->vector, 1);
2367 }
2368
2369 static void mxser_release_ISA_res(struct mxser_board *brd)
2370 {
2371 release_region(brd->ports[0].ioaddr, 8 * brd->info->nports);
2372 mxser_release_vector(brd);
2373 }
2374
2375 static int mxser_initbrd(struct mxser_board *brd,
2376 struct pci_dev *pdev)
2377 {
2378 struct mxser_port *info;
2379 unsigned int i;
2380 int retval;
2381
2382 printk(KERN_INFO "mxser: max. baud rate = %d bps\n",
2383 brd->ports[0].max_baud);
2384
2385 for (i = 0; i < brd->info->nports; i++) {
2386 info = &brd->ports[i];
2387 tty_port_init(&info->port);
2388 info->port.ops = &mxser_port_ops;
2389 info->board = brd;
2390 info->stop_rx = 0;
2391 info->ldisc_stop_rx = 0;
2392
2393 /* Enhance mode enabled here */
2394 if (brd->chip_flag != MOXA_OTHER_UART)
2395 mxser_enable_must_enchance_mode(info->ioaddr);
2396
2397 info->port.flags = ASYNC_SHARE_IRQ;
2398 info->type = brd->uart_type;
2399
2400 process_txrx_fifo(info);
2401
2402 info->custom_divisor = info->baud_base * 16;
2403 info->port.close_delay = 5 * HZ / 10;
2404 info->port.closing_wait = 30 * HZ;
2405 info->normal_termios = mxvar_sdriver->init_termios;
2406 memset(&info->mon_data, 0, sizeof(struct mxser_mon));
2407 info->err_shadow = 0;
2408 spin_lock_init(&info->slock);
2409
2410 /* before set INT ISR, disable all int */
2411 outb(inb(info->ioaddr + UART_IER) & 0xf0,
2412 info->ioaddr + UART_IER);
2413 }
2414
2415 retval = request_irq(brd->irq, mxser_interrupt, IRQF_SHARED, "mxser",
2416 brd);
2417 if (retval) {
2418 for (i = 0; i < brd->info->nports; i++)
2419 tty_port_destroy(&brd->ports[i].port);
2420 printk(KERN_ERR "Board %s: Request irq failed, IRQ (%d) may "
2421 "conflict with another device.\n",
2422 brd->info->name, brd->irq);
2423 }
2424
2425 return retval;
2426 }
2427
2428 static void mxser_board_remove(struct mxser_board *brd)
2429 {
2430 unsigned int i;
2431
2432 for (i = 0; i < brd->info->nports; i++) {
2433 tty_unregister_device(mxvar_sdriver, brd->idx + i);
2434 tty_port_destroy(&brd->ports[i].port);
2435 }
2436 free_irq(brd->irq, brd);
2437 }
2438
2439 static int __init mxser_get_ISA_conf(int cap, struct mxser_board *brd)
2440 {
2441 int id, i, bits, ret;
2442 unsigned short regs[16], irq;
2443 unsigned char scratch, scratch2;
2444
2445 brd->chip_flag = MOXA_OTHER_UART;
2446
2447 id = mxser_read_register(cap, regs);
2448 switch (id) {
2449 case C168_ASIC_ID:
2450 brd->info = &mxser_cards[0];
2451 break;
2452 case C104_ASIC_ID:
2453 brd->info = &mxser_cards[1];
2454 break;
2455 case CI104J_ASIC_ID:
2456 brd->info = &mxser_cards[2];
2457 break;
2458 case C102_ASIC_ID:
2459 brd->info = &mxser_cards[5];
2460 break;
2461 case CI132_ASIC_ID:
2462 brd->info = &mxser_cards[6];
2463 break;
2464 case CI134_ASIC_ID:
2465 brd->info = &mxser_cards[7];
2466 break;
2467 default:
2468 return 0;
2469 }
2470
2471 irq = 0;
2472 /* some ISA cards have 2 ports, but we want to see them as 4-port (why?)
2473 Flag-hack checks if configuration should be read as 2-port here. */
2474 if (brd->info->nports == 2 || (brd->info->flags & MXSER_HAS2)) {
2475 irq = regs[9] & 0xF000;
2476 irq = irq | (irq >> 4);
2477 if (irq != (regs[9] & 0xFF00))
2478 goto err_irqconflict;
2479 } else if (brd->info->nports == 4) {
2480 irq = regs[9] & 0xF000;
2481 irq = irq | (irq >> 4);
2482 irq = irq | (irq >> 8);
2483 if (irq != regs[9])
2484 goto err_irqconflict;
2485 } else if (brd->info->nports == 8) {
2486 irq = regs[9] & 0xF000;
2487 irq = irq | (irq >> 4);
2488 irq = irq | (irq >> 8);
2489 if ((irq != regs[9]) || (irq != regs[10]))
2490 goto err_irqconflict;
2491 }
2492
2493 if (!irq) {
2494 printk(KERN_ERR "mxser: interrupt number unset\n");
2495 return -EIO;
2496 }
2497 brd->irq = ((int)(irq & 0xF000) >> 12);
2498 for (i = 0; i < 8; i++)
2499 brd->ports[i].ioaddr = (int) regs[i + 1] & 0xFFF8;
2500 if ((regs[12] & 0x80) == 0) {
2501 printk(KERN_ERR "mxser: invalid interrupt vector\n");
2502 return -EIO;
2503 }
2504 brd->vector = (int)regs[11]; /* interrupt vector */
2505 if (id == 1)
2506 brd->vector_mask = 0x00FF;
2507 else
2508 brd->vector_mask = 0x000F;
2509 for (i = 7, bits = 0x0100; i >= 0; i--, bits <<= 1) {
2510 if (regs[12] & bits) {
2511 brd->ports[i].baud_base = 921600;
2512 brd->ports[i].max_baud = 921600;
2513 } else {
2514 brd->ports[i].baud_base = 115200;
2515 brd->ports[i].max_baud = 115200;
2516 }
2517 }
2518 scratch2 = inb(cap + UART_LCR) & (~UART_LCR_DLAB);
2519 outb(scratch2 | UART_LCR_DLAB, cap + UART_LCR);
2520 outb(0, cap + UART_EFR); /* EFR is the same as FCR */
2521 outb(scratch2, cap + UART_LCR);
2522 outb(UART_FCR_ENABLE_FIFO, cap + UART_FCR);
2523 scratch = inb(cap + UART_IIR);
2524
2525 if (scratch & 0xC0)
2526 brd->uart_type = PORT_16550A;
2527 else
2528 brd->uart_type = PORT_16450;
2529 if (!request_region(brd->ports[0].ioaddr, 8 * brd->info->nports,
2530 "mxser(IO)")) {
2531 printk(KERN_ERR "mxser: can't request ports I/O region: "
2532 "0x%.8lx-0x%.8lx\n",
2533 brd->ports[0].ioaddr, brd->ports[0].ioaddr +
2534 8 * brd->info->nports - 1);
2535 return -EIO;
2536 }
2537
2538 ret = mxser_request_vector(brd);
2539 if (ret) {
2540 release_region(brd->ports[0].ioaddr, 8 * brd->info->nports);
2541 printk(KERN_ERR "mxser: can't request interrupt vector region: "
2542 "0x%.8lx-0x%.8lx\n",
2543 brd->ports[0].ioaddr, brd->ports[0].ioaddr +
2544 8 * brd->info->nports - 1);
2545 return ret;
2546 }
2547 return brd->info->nports;
2548
2549 err_irqconflict:
2550 printk(KERN_ERR "mxser: invalid interrupt number\n");
2551 return -EIO;
2552 }
2553
2554 static int mxser_probe(struct pci_dev *pdev,
2555 const struct pci_device_id *ent)
2556 {
2557 #ifdef CONFIG_PCI
2558 struct mxser_board *brd;
2559 unsigned int i, j;
2560 unsigned long ioaddress;
2561 struct device *tty_dev;
2562 int retval = -EINVAL;
2563
2564 for (i = 0; i < MXSER_BOARDS; i++)
2565 if (mxser_boards[i].info == NULL)
2566 break;
2567
2568 if (i >= MXSER_BOARDS) {
2569 dev_err(&pdev->dev, "too many boards found (maximum %d), board "
2570 "not configured\n", MXSER_BOARDS);
2571 goto err;
2572 }
2573
2574 brd = &mxser_boards[i];
2575 brd->idx = i * MXSER_PORTS_PER_BOARD;
2576 dev_info(&pdev->dev, "found MOXA %s board (BusNo=%d, DevNo=%d)\n",
2577 mxser_cards[ent->driver_data].name,
2578 pdev->bus->number, PCI_SLOT(pdev->devfn));
2579
2580 retval = pci_enable_device(pdev);
2581 if (retval) {
2582 dev_err(&pdev->dev, "PCI enable failed\n");
2583 goto err;
2584 }
2585
2586 /* io address */
2587 ioaddress = pci_resource_start(pdev, 2);
2588 retval = pci_request_region(pdev, 2, "mxser(IO)");
2589 if (retval)
2590 goto err_dis;
2591
2592 brd->info = &mxser_cards[ent->driver_data];
2593 for (i = 0; i < brd->info->nports; i++)
2594 brd->ports[i].ioaddr = ioaddress + 8 * i;
2595
2596 /* vector */
2597 ioaddress = pci_resource_start(pdev, 3);
2598 retval = pci_request_region(pdev, 3, "mxser(vector)");
2599 if (retval)
2600 goto err_zero;
2601 brd->vector = ioaddress;
2602
2603 /* irq */
2604 brd->irq = pdev->irq;
2605
2606 brd->chip_flag = CheckIsMoxaMust(brd->ports[0].ioaddr);
2607 brd->uart_type = PORT_16550A;
2608 brd->vector_mask = 0;
2609
2610 for (i = 0; i < brd->info->nports; i++) {
2611 for (j = 0; j < UART_INFO_NUM; j++) {
2612 if (Gpci_uart_info[j].type == brd->chip_flag) {
2613 brd->ports[i].max_baud =
2614 Gpci_uart_info[j].max_baud;
2615
2616 /* exception....CP-102 */
2617 if (brd->info->flags & MXSER_HIGHBAUD)
2618 brd->ports[i].max_baud = 921600;
2619 break;
2620 }
2621 }
2622 }
2623
2624 if (brd->chip_flag == MOXA_MUST_MU860_HWID) {
2625 for (i = 0; i < brd->info->nports; i++) {
2626 if (i < 4)
2627 brd->ports[i].opmode_ioaddr = ioaddress + 4;
2628 else
2629 brd->ports[i].opmode_ioaddr = ioaddress + 0x0c;
2630 }
2631 outb(0, ioaddress + 4); /* default set to RS232 mode */
2632 outb(0, ioaddress + 0x0c); /* default set to RS232 mode */
2633 }
2634
2635 for (i = 0; i < brd->info->nports; i++) {
2636 brd->vector_mask |= (1 << i);
2637 brd->ports[i].baud_base = 921600;
2638 }
2639
2640 /* mxser_initbrd will hook ISR. */
2641 retval = mxser_initbrd(brd, pdev);
2642 if (retval)
2643 goto err_rel3;
2644
2645 for (i = 0; i < brd->info->nports; i++) {
2646 tty_dev = tty_port_register_device(&brd->ports[i].port,
2647 mxvar_sdriver, brd->idx + i, &pdev->dev);
2648 if (IS_ERR(tty_dev)) {
2649 retval = PTR_ERR(tty_dev);
2650 for (; i > 0; i--)
2651 tty_unregister_device(mxvar_sdriver,
2652 brd->idx + i - 1);
2653 goto err_relbrd;
2654 }
2655 }
2656
2657 pci_set_drvdata(pdev, brd);
2658
2659 return 0;
2660 err_relbrd:
2661 for (i = 0; i < brd->info->nports; i++)
2662 tty_port_destroy(&brd->ports[i].port);
2663 free_irq(brd->irq, brd);
2664 err_rel3:
2665 pci_release_region(pdev, 3);
2666 err_zero:
2667 brd->info = NULL;
2668 pci_release_region(pdev, 2);
2669 err_dis:
2670 pci_disable_device(pdev);
2671 err:
2672 return retval;
2673 #else
2674 return -ENODEV;
2675 #endif
2676 }
2677
2678 static void mxser_remove(struct pci_dev *pdev)
2679 {
2680 #ifdef CONFIG_PCI
2681 struct mxser_board *brd = pci_get_drvdata(pdev);
2682
2683 mxser_board_remove(brd);
2684
2685 pci_release_region(pdev, 2);
2686 pci_release_region(pdev, 3);
2687 pci_disable_device(pdev);
2688 brd->info = NULL;
2689 #endif
2690 }
2691
2692 static struct pci_driver mxser_driver = {
2693 .name = "mxser",
2694 .id_table = mxser_pcibrds,
2695 .probe = mxser_probe,
2696 .remove = mxser_remove
2697 };
2698
2699 static int __init mxser_module_init(void)
2700 {
2701 struct mxser_board *brd;
2702 struct device *tty_dev;
2703 unsigned int b, i, m;
2704 int retval;
2705
2706 mxvar_sdriver = alloc_tty_driver(MXSER_PORTS + 1);
2707 if (!mxvar_sdriver)
2708 return -ENOMEM;
2709
2710 printk(KERN_INFO "MOXA Smartio/Industio family driver version %s\n",
2711 MXSER_VERSION);
2712
2713 /* Initialize the tty_driver structure */
2714 mxvar_sdriver->name = "ttyMI";
2715 mxvar_sdriver->major = ttymajor;
2716 mxvar_sdriver->minor_start = 0;
2717 mxvar_sdriver->type = TTY_DRIVER_TYPE_SERIAL;
2718 mxvar_sdriver->subtype = SERIAL_TYPE_NORMAL;
2719 mxvar_sdriver->init_termios = tty_std_termios;
2720 mxvar_sdriver->init_termios.c_cflag = B9600|CS8|CREAD|HUPCL|CLOCAL;
2721 mxvar_sdriver->flags = TTY_DRIVER_REAL_RAW|TTY_DRIVER_DYNAMIC_DEV;
2722 tty_set_operations(mxvar_sdriver, &mxser_ops);
2723
2724 retval = tty_register_driver(mxvar_sdriver);
2725 if (retval) {
2726 printk(KERN_ERR "Couldn't install MOXA Smartio/Industio family "
2727 "tty driver !\n");
2728 goto err_put;
2729 }
2730
2731 /* Start finding ISA boards here */
2732 for (m = 0, b = 0; b < MXSER_BOARDS; b++) {
2733 if (!ioaddr[b])
2734 continue;
2735
2736 brd = &mxser_boards[m];
2737 retval = mxser_get_ISA_conf(ioaddr[b], brd);
2738 if (retval <= 0) {
2739 brd->info = NULL;
2740 continue;
2741 }
2742
2743 printk(KERN_INFO "mxser: found MOXA %s board (CAP=0x%lx)\n",
2744 brd->info->name, ioaddr[b]);
2745
2746 /* mxser_initbrd will hook ISR. */
2747 if (mxser_initbrd(brd, NULL) < 0) {
2748 mxser_release_ISA_res(brd);
2749 brd->info = NULL;
2750 continue;
2751 }
2752
2753 brd->idx = m * MXSER_PORTS_PER_BOARD;
2754 for (i = 0; i < brd->info->nports; i++) {
2755 tty_dev = tty_port_register_device(&brd->ports[i].port,
2756 mxvar_sdriver, brd->idx + i, NULL);
2757 if (IS_ERR(tty_dev)) {
2758 for (; i > 0; i--)
2759 tty_unregister_device(mxvar_sdriver,
2760 brd->idx + i - 1);
2761 for (i = 0; i < brd->info->nports; i++)
2762 tty_port_destroy(&brd->ports[i].port);
2763 free_irq(brd->irq, brd);
2764 mxser_release_ISA_res(brd);
2765 brd->info = NULL;
2766 break;
2767 }
2768 }
2769 if (brd->info == NULL)
2770 continue;
2771
2772 m++;
2773 }
2774
2775 retval = pci_register_driver(&mxser_driver);
2776 if (retval) {
2777 printk(KERN_ERR "mxser: can't register pci driver\n");
2778 if (!m) {
2779 retval = -ENODEV;
2780 goto err_unr;
2781 } /* else: we have some ISA cards under control */
2782 }
2783
2784 return 0;
2785 err_unr:
2786 tty_unregister_driver(mxvar_sdriver);
2787 err_put:
2788 put_tty_driver(mxvar_sdriver);
2789 return retval;
2790 }
2791
2792 static void __exit mxser_module_exit(void)
2793 {
2794 unsigned int i;
2795
2796 pci_unregister_driver(&mxser_driver);
2797
2798 for (i = 0; i < MXSER_BOARDS; i++) /* ISA remains */
2799 if (mxser_boards[i].info != NULL)
2800 mxser_board_remove(&mxser_boards[i]);
2801 tty_unregister_driver(mxvar_sdriver);
2802 put_tty_driver(mxvar_sdriver);
2803
2804 for (i = 0; i < MXSER_BOARDS; i++)
2805 if (mxser_boards[i].info != NULL)
2806 mxser_release_ISA_res(&mxser_boards[i]);
2807 }
2808
2809 module_init(mxser_module_init);
2810 module_exit(mxser_module_exit);
kernel source for telekom puls (alcatel/mediatek)