projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / scsi / mpt2sas / mpt2sas_base.c
1 /*
2 * This is the Fusion MPT base driver providing common API layer interface
3 * for access to MPT (Message Passing Technology) firmware.
4 *
5 * This code is based on drivers/scsi/mpt2sas/mpt2_base.c
6 * Copyright (C) 2007-2010 LSI Corporation
7 * (mailto:DL-MPTFusionLinux@lsi.com)
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License
11 * as published by the Free Software Foundation; either version 2
12 * of the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * NO WARRANTY
20 * THE PROGRAM IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OR
21 * CONDITIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED INCLUDING, WITHOUT
22 * LIMITATION, ANY WARRANTIES OR CONDITIONS OF TITLE, NON-INFRINGEMENT,
23 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Each Recipient is
24 * solely responsible for determining the appropriateness of using and
25 * distributing the Program and assumes all risks associated with its
26 * exercise of rights under this Agreement, including but not limited to
27 * the risks and costs of program errors, damage to or loss of data,
28 * programs or equipment, and unavailability or interruption of operations.
29
30 * DISCLAIMER OF LIABILITY
31 * NEITHER RECIPIENT NOR ANY CONTRIBUTORS SHALL HAVE ANY LIABILITY FOR ANY
32 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
33 * DAMAGES (INCLUDING WITHOUT LIMITATION LOST PROFITS), HOWEVER CAUSED AND
34 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
35 * TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
36 * USE OR DISTRIBUTION OF THE PROGRAM OR THE EXERCISE OF ANY RIGHTS GRANTED
37 * HEREUNDER, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES
38
39 * You should have received a copy of the GNU General Public License
40 * along with this program; if not, write to the Free Software
41 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301,
42 * USA.
43 */
44
45 #include <linux/kernel.h>
46 #include <linux/module.h>
47 #include <linux/errno.h>
48 #include <linux/init.h>
49 #include <linux/slab.h>
50 #include <linux/types.h>
51 #include <linux/pci.h>
52 #include <linux/kdev_t.h>
53 #include <linux/blkdev.h>
54 #include <linux/delay.h>
55 #include <linux/interrupt.h>
56 #include <linux/dma-mapping.h>
57 #include <linux/sort.h>
58 #include <linux/io.h>
59 #include <linux/time.h>
60 #include <linux/kthread.h>
61 #include <linux/aer.h>
62
63 #include "mpt2sas_base.h"
64
65 static MPT_CALLBACK mpt_callbacks[MPT_MAX_CALLBACKS];
66
67 #define FAULT_POLLING_INTERVAL 1000 /* in milliseconds */
68
69 #define MAX_HBA_QUEUE_DEPTH 30000
70 #define MAX_CHAIN_DEPTH 100000
71 static int max_queue_depth = -1;
72 module_param(max_queue_depth, int, 0);
73 MODULE_PARM_DESC(max_queue_depth, " max controller queue depth ");
74
75 static int max_sgl_entries = -1;
76 module_param(max_sgl_entries, int, 0);
77 MODULE_PARM_DESC(max_sgl_entries, " max sg entries ");
78
79 static int msix_disable = -1;
80 module_param(msix_disable, int, 0);
81 MODULE_PARM_DESC(msix_disable, " disable msix routed interrupts (default=0)");
82
83 static int missing_delay[2] = {-1, -1};
84 module_param_array(missing_delay, int, NULL, 0);
85 MODULE_PARM_DESC(missing_delay, " device missing delay , io missing delay");
86
87 static int mpt2sas_fwfault_debug;
88 MODULE_PARM_DESC(mpt2sas_fwfault_debug, " enable detection of firmware fault "
89 "and halt firmware - (default=0)");
90
91 static int disable_discovery = -1;
92 module_param(disable_discovery, int, 0);
93 MODULE_PARM_DESC(disable_discovery, " disable discovery ");
94
95 /**
96 * _scsih_set_fwfault_debug - global setting of ioc->fwfault_debug.
97 *
98 */
99 static int
100 _scsih_set_fwfault_debug(const char *val, struct kernel_param *kp)
101 {
102 int ret = param_set_int(val, kp);
103 struct MPT2SAS_ADAPTER *ioc;
104
105 if (ret)
106 return ret;
107
108 printk(KERN_INFO "setting fwfault_debug(%d)\n", mpt2sas_fwfault_debug);
109 list_for_each_entry(ioc, &mpt2sas_ioc_list, list)
110 ioc->fwfault_debug = mpt2sas_fwfault_debug;
111 return 0;
112 }
113
114 module_param_call(mpt2sas_fwfault_debug, _scsih_set_fwfault_debug,
115 param_get_int, &mpt2sas_fwfault_debug, 0644);
116
117 /**
118 * mpt2sas_remove_dead_ioc_func - kthread context to remove dead ioc
119 * @arg: input argument, used to derive ioc
120 *
121 * Return 0 if controller is removed from pci subsystem.
122 * Return -1 for other case.
123 */
124 static int mpt2sas_remove_dead_ioc_func(void *arg)
125 {
126 struct MPT2SAS_ADAPTER *ioc = (struct MPT2SAS_ADAPTER *)arg;
127 struct pci_dev *pdev;
128
129 if ((ioc == NULL))
130 return -1;
131
132 pdev = ioc->pdev;
133 if ((pdev == NULL))
134 return -1;
135 pci_stop_and_remove_bus_device(pdev);
136 return 0;
137 }
138
139
140 /**
141 * _base_fault_reset_work - workq handling ioc fault conditions
142 * @work: input argument, used to derive ioc
143 * Context: sleep.
144 *
145 * Return nothing.
146 */
147 static void
148 _base_fault_reset_work(struct work_struct *work)
149 {
150 struct MPT2SAS_ADAPTER *ioc =
151 container_of(work, struct MPT2SAS_ADAPTER, fault_reset_work.work);
152 unsigned long flags;
153 u32 doorbell;
154 int rc;
155 struct task_struct *p;
156
157 spin_lock_irqsave(&ioc->ioc_reset_in_progress_lock, flags);
158 if (ioc->shost_recovery)
159 goto rearm_timer;
160 spin_unlock_irqrestore(&ioc->ioc_reset_in_progress_lock, flags);
161
162 doorbell = mpt2sas_base_get_iocstate(ioc, 0);
163 if ((doorbell & MPI2_IOC_STATE_MASK) == MPI2_IOC_STATE_MASK) {
164 printk(MPT2SAS_INFO_FMT "%s : SAS host is non-operational !!!!\n",
165 ioc->name, __func__);
166
167 /*
168 * Call _scsih_flush_pending_cmds callback so that we flush all
169 * pending commands back to OS. This call is required to aovid
170 * deadlock at block layer. Dead IOC will fail to do diag reset,
171 * and this call is safe since dead ioc will never return any
172 * command back from HW.
173 */
174 ioc->schedule_dead_ioc_flush_running_cmds(ioc);
175 /*
176 * Set remove_host flag early since kernel thread will
177 * take some time to execute.
178 */
179 ioc->remove_host = 1;
180 /*Remove the Dead Host */
181 p = kthread_run(mpt2sas_remove_dead_ioc_func, ioc,
182 "mpt2sas_dead_ioc_%d", ioc->id);
183 if (IS_ERR(p)) {
184 printk(MPT2SAS_ERR_FMT
185 "%s: Running mpt2sas_dead_ioc thread failed !!!!\n",
186 ioc->name, __func__);
187 } else {
188 printk(MPT2SAS_ERR_FMT
189 "%s: Running mpt2sas_dead_ioc thread success !!!!\n",
190 ioc->name, __func__);
191 }
192
193 return; /* don't rearm timer */
194 }
195
196 if ((doorbell & MPI2_IOC_STATE_MASK) == MPI2_IOC_STATE_FAULT) {
197 rc = mpt2sas_base_hard_reset_handler(ioc, CAN_SLEEP,
198 FORCE_BIG_HAMMER);
199 printk(MPT2SAS_WARN_FMT "%s: hard reset: %s\n", ioc->name,
200 __func__, (rc == 0) ? "success" : "failed");
201 doorbell = mpt2sas_base_get_iocstate(ioc, 0);
202 if ((doorbell & MPI2_IOC_STATE_MASK) == MPI2_IOC_STATE_FAULT)
203 mpt2sas_base_fault_info(ioc, doorbell &
204 MPI2_DOORBELL_DATA_MASK);
205 }
206
207 spin_lock_irqsave(&ioc->ioc_reset_in_progress_lock, flags);
208 rearm_timer:
209 if (ioc->fault_reset_work_q)
210 queue_delayed_work(ioc->fault_reset_work_q,
211 &ioc->fault_reset_work,
212 msecs_to_jiffies(FAULT_POLLING_INTERVAL));
213 spin_unlock_irqrestore(&ioc->ioc_reset_in_progress_lock, flags);
214 }
215
216 /**
217 * mpt2sas_base_start_watchdog - start the fault_reset_work_q
218 * @ioc: per adapter object
219 * Context: sleep.
220 *
221 * Return nothing.
222 */
223 void
224 mpt2sas_base_start_watchdog(struct MPT2SAS_ADAPTER *ioc)
225 {
226 unsigned long flags;
227
228 if (ioc->fault_reset_work_q)
229 return;
230
231 /* initialize fault polling */
232 INIT_DELAYED_WORK(&ioc->fault_reset_work, _base_fault_reset_work);
233 snprintf(ioc->fault_reset_work_q_name,
234 sizeof(ioc->fault_reset_work_q_name), "poll_%d_status", ioc->id);
235 ioc->fault_reset_work_q =
236 create_singlethread_workqueue(ioc->fault_reset_work_q_name);
237 if (!ioc->fault_reset_work_q) {
238 printk(MPT2SAS_ERR_FMT "%s: failed (line=%d)\n",
239 ioc->name, __func__, __LINE__);
240 return;
241 }
242 spin_lock_irqsave(&ioc->ioc_reset_in_progress_lock, flags);
243 if (ioc->fault_reset_work_q)
244 queue_delayed_work(ioc->fault_reset_work_q,
245 &ioc->fault_reset_work,
246 msecs_to_jiffies(FAULT_POLLING_INTERVAL));
247 spin_unlock_irqrestore(&ioc->ioc_reset_in_progress_lock, flags);
248 }
249
250 /**
251 * mpt2sas_base_stop_watchdog - stop the fault_reset_work_q
252 * @ioc: per adapter object
253 * Context: sleep.
254 *
255 * Return nothing.
256 */
257 void
258 mpt2sas_base_stop_watchdog(struct MPT2SAS_ADAPTER *ioc)
259 {
260 unsigned long flags;
261 struct workqueue_struct *wq;
262
263 spin_lock_irqsave(&ioc->ioc_reset_in_progress_lock, flags);
264 wq = ioc->fault_reset_work_q;
265 ioc->fault_reset_work_q = NULL;
266 spin_unlock_irqrestore(&ioc->ioc_reset_in_progress_lock, flags);
267 if (wq) {
268 if (!cancel_delayed_work(&ioc->fault_reset_work))
269 flush_workqueue(wq);
270 destroy_workqueue(wq);
271 }
272 }
273
274 /**
275 * mpt2sas_base_fault_info - verbose translation of firmware FAULT code
276 * @ioc: per adapter object
277 * @fault_code: fault code
278 *
279 * Return nothing.
280 */
281 void
282 mpt2sas_base_fault_info(struct MPT2SAS_ADAPTER *ioc , u16 fault_code)
283 {
284 printk(MPT2SAS_ERR_FMT "fault_state(0x%04x)!\n",
285 ioc->name, fault_code);
286 }
287
288 /**
289 * mpt2sas_halt_firmware - halt's mpt controller firmware
290 * @ioc: per adapter object
291 *
292 * For debugging timeout related issues. Writing 0xCOFFEE00
293 * to the doorbell register will halt controller firmware. With
294 * the purpose to stop both driver and firmware, the enduser can
295 * obtain a ring buffer from controller UART.
296 */
297 void
298 mpt2sas_halt_firmware(struct MPT2SAS_ADAPTER *ioc)
299 {
300 u32 doorbell;
301
302 if (!ioc->fwfault_debug)
303 return;
304
305 dump_stack();
306
307 doorbell = readl(&ioc->chip->Doorbell);
308 if ((doorbell & MPI2_IOC_STATE_MASK) == MPI2_IOC_STATE_FAULT)
309 mpt2sas_base_fault_info(ioc , doorbell);
310 else {
311 writel(0xC0FFEE00, &ioc->chip->Doorbell);
312 printk(MPT2SAS_ERR_FMT "Firmware is halted due to command "
313 "timeout\n", ioc->name);
314 }
315
316 panic("panic in %s\n", __func__);
317 }
318
319 #ifdef CONFIG_SCSI_MPT2SAS_LOGGING
320 /**
321 * _base_sas_ioc_info - verbose translation of the ioc status
322 * @ioc: per adapter object
323 * @mpi_reply: reply mf payload returned from firmware
324 * @request_hdr: request mf
325 *
326 * Return nothing.
327 */
328 static void
329 _base_sas_ioc_info(struct MPT2SAS_ADAPTER *ioc, MPI2DefaultReply_t *mpi_reply,
330 MPI2RequestHeader_t *request_hdr)
331 {
332 u16 ioc_status = le16_to_cpu(mpi_reply->IOCStatus) &
333 MPI2_IOCSTATUS_MASK;
334 char *desc = NULL;
335 u16 frame_sz;
336 char *func_str = NULL;
337
338 /* SCSI_IO, RAID_PASS are handled from _scsih_scsi_ioc_info */
339 if (request_hdr->Function == MPI2_FUNCTION_SCSI_IO_REQUEST ||
340 request_hdr->Function == MPI2_FUNCTION_RAID_SCSI_IO_PASSTHROUGH ||
341 request_hdr->Function == MPI2_FUNCTION_EVENT_NOTIFICATION)
342 return;
343
344 if (ioc_status == MPI2_IOCSTATUS_CONFIG_INVALID_PAGE)
345 return;
346
347 switch (ioc_status) {
348
349 /****************************************************************************
350 * Common IOCStatus values for all replies
351 ****************************************************************************/
352
353 case MPI2_IOCSTATUS_INVALID_FUNCTION:
354 desc = "invalid function";
355 break;
356 case MPI2_IOCSTATUS_BUSY:
357 desc = "busy";
358 break;
359 case MPI2_IOCSTATUS_INVALID_SGL:
360 desc = "invalid sgl";
361 break;
362 case MPI2_IOCSTATUS_INTERNAL_ERROR:
363 desc = "internal error";
364 break;
365 case MPI2_IOCSTATUS_INVALID_VPID:
366 desc = "invalid vpid";
367 break;
368 case MPI2_IOCSTATUS_INSUFFICIENT_RESOURCES:
369 desc = "insufficient resources";
370 break;
371 case MPI2_IOCSTATUS_INVALID_FIELD:
372 desc = "invalid field";
373 break;
374 case MPI2_IOCSTATUS_INVALID_STATE:
375 desc = "invalid state";
376 break;
377 case MPI2_IOCSTATUS_OP_STATE_NOT_SUPPORTED:
378 desc = "op state not supported";
379 break;
380
381 /****************************************************************************
382 * Config IOCStatus values
383 ****************************************************************************/
384
385 case MPI2_IOCSTATUS_CONFIG_INVALID_ACTION:
386 desc = "config invalid action";
387 break;
388 case MPI2_IOCSTATUS_CONFIG_INVALID_TYPE:
389 desc = "config invalid type";
390 break;
391 case MPI2_IOCSTATUS_CONFIG_INVALID_PAGE:
392 desc = "config invalid page";
393 break;
394 case MPI2_IOCSTATUS_CONFIG_INVALID_DATA:
395 desc = "config invalid data";
396 break;
397 case MPI2_IOCSTATUS_CONFIG_NO_DEFAULTS:
398 desc = "config no defaults";
399 break;
400 case MPI2_IOCSTATUS_CONFIG_CANT_COMMIT:
401 desc = "config cant commit";
402 break;
403
404 /****************************************************************************
405 * SCSI IO Reply
406 ****************************************************************************/
407
408 case MPI2_IOCSTATUS_SCSI_RECOVERED_ERROR:
409 case MPI2_IOCSTATUS_SCSI_INVALID_DEVHANDLE:
410 case MPI2_IOCSTATUS_SCSI_DEVICE_NOT_THERE:
411 case MPI2_IOCSTATUS_SCSI_DATA_OVERRUN:
412 case MPI2_IOCSTATUS_SCSI_DATA_UNDERRUN:
413 case MPI2_IOCSTATUS_SCSI_IO_DATA_ERROR:
414 case MPI2_IOCSTATUS_SCSI_PROTOCOL_ERROR:
415 case MPI2_IOCSTATUS_SCSI_TASK_TERMINATED:
416 case MPI2_IOCSTATUS_SCSI_RESIDUAL_MISMATCH:
417 case MPI2_IOCSTATUS_SCSI_TASK_MGMT_FAILED:
418 case MPI2_IOCSTATUS_SCSI_IOC_TERMINATED:
419 case MPI2_IOCSTATUS_SCSI_EXT_TERMINATED:
420 break;
421
422 /****************************************************************************
423 * For use by SCSI Initiator and SCSI Target end-to-end data protection
424 ****************************************************************************/
425
426 case MPI2_IOCSTATUS_EEDP_GUARD_ERROR:
427 desc = "eedp guard error";
428 break;
429 case MPI2_IOCSTATUS_EEDP_REF_TAG_ERROR:
430 desc = "eedp ref tag error";
431 break;
432 case MPI2_IOCSTATUS_EEDP_APP_TAG_ERROR:
433 desc = "eedp app tag error";
434 break;
435
436 /****************************************************************************
437 * SCSI Target values
438 ****************************************************************************/
439
440 case MPI2_IOCSTATUS_TARGET_INVALID_IO_INDEX:
441 desc = "target invalid io index";
442 break;
443 case MPI2_IOCSTATUS_TARGET_ABORTED:
444 desc = "target aborted";
445 break;
446 case MPI2_IOCSTATUS_TARGET_NO_CONN_RETRYABLE:
447 desc = "target no conn retryable";
448 break;
449 case MPI2_IOCSTATUS_TARGET_NO_CONNECTION:
450 desc = "target no connection";
451 break;
452 case MPI2_IOCSTATUS_TARGET_XFER_COUNT_MISMATCH:
453 desc = "target xfer count mismatch";
454 break;
455 case MPI2_IOCSTATUS_TARGET_DATA_OFFSET_ERROR:
456 desc = "target data offset error";
457 break;
458 case MPI2_IOCSTATUS_TARGET_TOO_MUCH_WRITE_DATA:
459 desc = "target too much write data";
460 break;
461 case MPI2_IOCSTATUS_TARGET_IU_TOO_SHORT:
462 desc = "target iu too short";
463 break;
464 case MPI2_IOCSTATUS_TARGET_ACK_NAK_TIMEOUT:
465 desc = "target ack nak timeout";
466 break;
467 case MPI2_IOCSTATUS_TARGET_NAK_RECEIVED:
468 desc = "target nak received";
469 break;
470
471 /****************************************************************************
472 * Serial Attached SCSI values
473 ****************************************************************************/
474
475 case MPI2_IOCSTATUS_SAS_SMP_REQUEST_FAILED:
476 desc = "smp request failed";
477 break;
478 case MPI2_IOCSTATUS_SAS_SMP_DATA_OVERRUN:
479 desc = "smp data overrun";
480 break;
481
482 /****************************************************************************
483 * Diagnostic Buffer Post / Diagnostic Release values
484 ****************************************************************************/
485
486 case MPI2_IOCSTATUS_DIAGNOSTIC_RELEASED:
487 desc = "diagnostic released";
488 break;
489 default:
490 break;
491 }
492
493 if (!desc)
494 return;
495
496 switch (request_hdr->Function) {
497 case MPI2_FUNCTION_CONFIG:
498 frame_sz = sizeof(Mpi2ConfigRequest_t) + ioc->sge_size;
499 func_str = "config_page";
500 break;
501 case MPI2_FUNCTION_SCSI_TASK_MGMT:
502 frame_sz = sizeof(Mpi2SCSITaskManagementRequest_t);
503 func_str = "task_mgmt";
504 break;
505 case MPI2_FUNCTION_SAS_IO_UNIT_CONTROL:
506 frame_sz = sizeof(Mpi2SasIoUnitControlRequest_t);
507 func_str = "sas_iounit_ctl";
508 break;
509 case MPI2_FUNCTION_SCSI_ENCLOSURE_PROCESSOR:
510 frame_sz = sizeof(Mpi2SepRequest_t);
511 func_str = "enclosure";
512 break;
513 case MPI2_FUNCTION_IOC_INIT:
514 frame_sz = sizeof(Mpi2IOCInitRequest_t);
515 func_str = "ioc_init";
516 break;
517 case MPI2_FUNCTION_PORT_ENABLE:
518 frame_sz = sizeof(Mpi2PortEnableRequest_t);
519 func_str = "port_enable";
520 break;
521 case MPI2_FUNCTION_SMP_PASSTHROUGH:
522 frame_sz = sizeof(Mpi2SmpPassthroughRequest_t) + ioc->sge_size;
523 func_str = "smp_passthru";
524 break;
525 default:
526 frame_sz = 32;
527 func_str = "unknown";
528 break;
529 }
530
531 printk(MPT2SAS_WARN_FMT "ioc_status: %s(0x%04x), request(0x%p),"
532 " (%s)\n", ioc->name, desc, ioc_status, request_hdr, func_str);
533
534 _debug_dump_mf(request_hdr, frame_sz/4);
535 }
536
537 /**
538 * _base_display_event_data - verbose translation of firmware asyn events
539 * @ioc: per adapter object
540 * @mpi_reply: reply mf payload returned from firmware
541 *
542 * Return nothing.
543 */
544 static void
545 _base_display_event_data(struct MPT2SAS_ADAPTER *ioc,
546 Mpi2EventNotificationReply_t *mpi_reply)
547 {
548 char *desc = NULL;
549 u16 event;
550
551 if (!(ioc->logging_level & MPT_DEBUG_EVENTS))
552 return;
553
554 event = le16_to_cpu(mpi_reply->Event);
555
556 switch (event) {
557 case MPI2_EVENT_LOG_DATA:
558 desc = "Log Data";
559 break;
560 case MPI2_EVENT_STATE_CHANGE:
561 desc = "Status Change";
562 break;
563 case MPI2_EVENT_HARD_RESET_RECEIVED:
564 desc = "Hard Reset Received";
565 break;
566 case MPI2_EVENT_EVENT_CHANGE:
567 desc = "Event Change";
568 break;
569 case MPI2_EVENT_SAS_DEVICE_STATUS_CHANGE:
570 desc = "Device Status Change";
571 break;
572 case MPI2_EVENT_IR_OPERATION_STATUS:
573 if (!ioc->hide_ir_msg)
574 desc = "IR Operation Status";
575 break;
576 case MPI2_EVENT_SAS_DISCOVERY:
577 {
578 Mpi2EventDataSasDiscovery_t *event_data =
579 (Mpi2EventDataSasDiscovery_t *)mpi_reply->EventData;
580 printk(MPT2SAS_INFO_FMT "Discovery: (%s)", ioc->name,
581 (event_data->ReasonCode == MPI2_EVENT_SAS_DISC_RC_STARTED) ?
582 "start" : "stop");
583 if (event_data->DiscoveryStatus)
584 printk("discovery_status(0x%08x)",
585 le32_to_cpu(event_data->DiscoveryStatus));
586 printk("\n");
587 return;
588 }
589 case MPI2_EVENT_SAS_BROADCAST_PRIMITIVE:
590 desc = "SAS Broadcast Primitive";
591 break;
592 case MPI2_EVENT_SAS_INIT_DEVICE_STATUS_CHANGE:
593 desc = "SAS Init Device Status Change";
594 break;
595 case MPI2_EVENT_SAS_INIT_TABLE_OVERFLOW:
596 desc = "SAS Init Table Overflow";
597 break;
598 case MPI2_EVENT_SAS_TOPOLOGY_CHANGE_LIST:
599 desc = "SAS Topology Change List";
600 break;
601 case MPI2_EVENT_SAS_ENCL_DEVICE_STATUS_CHANGE:
602 desc = "SAS Enclosure Device Status Change";
603 break;
604 case MPI2_EVENT_IR_VOLUME:
605 if (!ioc->hide_ir_msg)
606 desc = "IR Volume";
607 break;
608 case MPI2_EVENT_IR_PHYSICAL_DISK:
609 if (!ioc->hide_ir_msg)
610 desc = "IR Physical Disk";
611 break;
612 case MPI2_EVENT_IR_CONFIGURATION_CHANGE_LIST:
613 if (!ioc->hide_ir_msg)
614 desc = "IR Configuration Change List";
615 break;
616 case MPI2_EVENT_LOG_ENTRY_ADDED:
617 if (!ioc->hide_ir_msg)
618 desc = "Log Entry Added";
619 break;
620 }
621
622 if (!desc)
623 return;
624
625 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name, desc);
626 }
627 #endif
628
629 /**
630 * _base_sas_log_info - verbose translation of firmware log info
631 * @ioc: per adapter object
632 * @log_info: log info
633 *
634 * Return nothing.
635 */
636 static void
637 _base_sas_log_info(struct MPT2SAS_ADAPTER *ioc , u32 log_info)
638 {
639 union loginfo_type {
640 u32 loginfo;
641 struct {
642 u32 subcode:16;
643 u32 code:8;
644 u32 originator:4;
645 u32 bus_type:4;
646 } dw;
647 };
648 union loginfo_type sas_loginfo;
649 char *originator_str = NULL;
650
651 sas_loginfo.loginfo = log_info;
652 if (sas_loginfo.dw.bus_type != 3 /*SAS*/)
653 return;
654
655 /* each nexus loss loginfo */
656 if (log_info == 0x31170000)
657 return;
658
659 /* eat the loginfos associated with task aborts */
660 if (ioc->ignore_loginfos && (log_info == 0x30050000 || log_info ==
661 0x31140000 || log_info == 0x31130000))
662 return;
663
664 switch (sas_loginfo.dw.originator) {
665 case 0:
666 originator_str = "IOP";
667 break;
668 case 1:
669 originator_str = "PL";
670 break;
671 case 2:
672 if (!ioc->hide_ir_msg)
673 originator_str = "IR";
674 else
675 originator_str = "WarpDrive";
676 break;
677 }
678
679 printk(MPT2SAS_WARN_FMT "log_info(0x%08x): originator(%s), "
680 "code(0x%02x), sub_code(0x%04x)\n", ioc->name, log_info,
681 originator_str, sas_loginfo.dw.code,
682 sas_loginfo.dw.subcode);
683 }
684
685 /**
686 * _base_display_reply_info -
687 * @ioc: per adapter object
688 * @smid: system request message index
689 * @msix_index: MSIX table index supplied by the OS
690 * @reply: reply message frame(lower 32bit addr)
691 *
692 * Return nothing.
693 */
694 static void
695 _base_display_reply_info(struct MPT2SAS_ADAPTER *ioc, u16 smid, u8 msix_index,
696 u32 reply)
697 {
698 MPI2DefaultReply_t *mpi_reply;
699 u16 ioc_status;
700
701 mpi_reply = mpt2sas_base_get_reply_virt_addr(ioc, reply);
702 ioc_status = le16_to_cpu(mpi_reply->IOCStatus);
703 #ifdef CONFIG_SCSI_MPT2SAS_LOGGING
704 if ((ioc_status & MPI2_IOCSTATUS_MASK) &&
705 (ioc->logging_level & MPT_DEBUG_REPLY)) {
706 _base_sas_ioc_info(ioc , mpi_reply,
707 mpt2sas_base_get_msg_frame(ioc, smid));
708 }
709 #endif
710 if (ioc_status & MPI2_IOCSTATUS_FLAG_LOG_INFO_AVAILABLE)
711 _base_sas_log_info(ioc, le32_to_cpu(mpi_reply->IOCLogInfo));
712 }
713
714 /**
715 * mpt2sas_base_done - base internal command completion routine
716 * @ioc: per adapter object
717 * @smid: system request message index
718 * @msix_index: MSIX table index supplied by the OS
719 * @reply: reply message frame(lower 32bit addr)
720 *
721 * Return 1 meaning mf should be freed from _base_interrupt
722 * 0 means the mf is freed from this function.
723 */
724 u8
725 mpt2sas_base_done(struct MPT2SAS_ADAPTER *ioc, u16 smid, u8 msix_index,
726 u32 reply)
727 {
728 MPI2DefaultReply_t *mpi_reply;
729
730 mpi_reply = mpt2sas_base_get_reply_virt_addr(ioc, reply);
731 if (mpi_reply && mpi_reply->Function == MPI2_FUNCTION_EVENT_ACK)
732 return 1;
733
734 if (ioc->base_cmds.status == MPT2_CMD_NOT_USED)
735 return 1;
736
737 ioc->base_cmds.status |= MPT2_CMD_COMPLETE;
738 if (mpi_reply) {
739 ioc->base_cmds.status |= MPT2_CMD_REPLY_VALID;
740 memcpy(ioc->base_cmds.reply, mpi_reply, mpi_reply->MsgLength*4);
741 }
742 ioc->base_cmds.status &= ~MPT2_CMD_PENDING;
743
744 complete(&ioc->base_cmds.done);
745 return 1;
746 }
747
748 /**
749 * _base_async_event - main callback handler for firmware asyn events
750 * @ioc: per adapter object
751 * @msix_index: MSIX table index supplied by the OS
752 * @reply: reply message frame(lower 32bit addr)
753 *
754 * Return 1 meaning mf should be freed from _base_interrupt
755 * 0 means the mf is freed from this function.
756 */
757 static u8
758 _base_async_event(struct MPT2SAS_ADAPTER *ioc, u8 msix_index, u32 reply)
759 {
760 Mpi2EventNotificationReply_t *mpi_reply;
761 Mpi2EventAckRequest_t *ack_request;
762 u16 smid;
763
764 mpi_reply = mpt2sas_base_get_reply_virt_addr(ioc, reply);
765 if (!mpi_reply)
766 return 1;
767 if (mpi_reply->Function != MPI2_FUNCTION_EVENT_NOTIFICATION)
768 return 1;
769 #ifdef CONFIG_SCSI_MPT2SAS_LOGGING
770 _base_display_event_data(ioc, mpi_reply);
771 #endif
772 if (!(mpi_reply->AckRequired & MPI2_EVENT_NOTIFICATION_ACK_REQUIRED))
773 goto out;
774 smid = mpt2sas_base_get_smid(ioc, ioc->base_cb_idx);
775 if (!smid) {
776 printk(MPT2SAS_ERR_FMT "%s: failed obtaining a smid\n",
777 ioc->name, __func__);
778 goto out;
779 }
780
781 ack_request = mpt2sas_base_get_msg_frame(ioc, smid);
782 memset(ack_request, 0, sizeof(Mpi2EventAckRequest_t));
783 ack_request->Function = MPI2_FUNCTION_EVENT_ACK;
784 ack_request->Event = mpi_reply->Event;
785 ack_request->EventContext = mpi_reply->EventContext;
786 ack_request->VF_ID = 0; /* TODO */
787 ack_request->VP_ID = 0;
788 mpt2sas_base_put_smid_default(ioc, smid);
789
790 out:
791
792 /* scsih callback handler */
793 mpt2sas_scsih_event_callback(ioc, msix_index, reply);
794
795 /* ctl callback handler */
796 mpt2sas_ctl_event_callback(ioc, msix_index, reply);
797
798 return 1;
799 }
800
801 /**
802 * _base_get_cb_idx - obtain the callback index
803 * @ioc: per adapter object
804 * @smid: system request message index
805 *
806 * Return callback index.
807 */
808 static u8
809 _base_get_cb_idx(struct MPT2SAS_ADAPTER *ioc, u16 smid)
810 {
811 int i;
812 u8 cb_idx;
813
814 if (smid < ioc->hi_priority_smid) {
815 i = smid - 1;
816 cb_idx = ioc->scsi_lookup[i].cb_idx;
817 } else if (smid < ioc->internal_smid) {
818 i = smid - ioc->hi_priority_smid;
819 cb_idx = ioc->hpr_lookup[i].cb_idx;
820 } else if (smid <= ioc->hba_queue_depth) {
821 i = smid - ioc->internal_smid;
822 cb_idx = ioc->internal_lookup[i].cb_idx;
823 } else
824 cb_idx = 0xFF;
825 return cb_idx;
826 }
827
828 /**
829 * _base_mask_interrupts - disable interrupts
830 * @ioc: per adapter object
831 *
832 * Disabling ResetIRQ, Reply and Doorbell Interrupts
833 *
834 * Return nothing.
835 */
836 static void
837 _base_mask_interrupts(struct MPT2SAS_ADAPTER *ioc)
838 {
839 u32 him_register;
840
841 ioc->mask_interrupts = 1;
842 him_register = readl(&ioc->chip->HostInterruptMask);
843 him_register |= MPI2_HIM_DIM + MPI2_HIM_RIM + MPI2_HIM_RESET_IRQ_MASK;
844 writel(him_register, &ioc->chip->HostInterruptMask);
845 readl(&ioc->chip->HostInterruptMask);
846 }
847
848 /**
849 * _base_unmask_interrupts - enable interrupts
850 * @ioc: per adapter object
851 *
852 * Enabling only Reply Interrupts
853 *
854 * Return nothing.
855 */
856 static void
857 _base_unmask_interrupts(struct MPT2SAS_ADAPTER *ioc)
858 {
859 u32 him_register;
860
861 him_register = readl(&ioc->chip->HostInterruptMask);
862 him_register &= ~MPI2_HIM_RIM;
863 writel(him_register, &ioc->chip->HostInterruptMask);
864 ioc->mask_interrupts = 0;
865 }
866
867 union reply_descriptor {
868 u64 word;
869 struct {
870 u32 low;
871 u32 high;
872 } u;
873 };
874
875 /**
876 * _base_interrupt - MPT adapter (IOC) specific interrupt handler.
877 * @irq: irq number (not used)
878 * @bus_id: bus identifier cookie == pointer to MPT_ADAPTER structure
879 * @r: pt_regs pointer (not used)
880 *
881 * Return IRQ_HANDLE if processed, else IRQ_NONE.
882 */
883 static irqreturn_t
884 _base_interrupt(int irq, void *bus_id)
885 {
886 struct adapter_reply_queue *reply_q = bus_id;
887 union reply_descriptor rd;
888 u32 completed_cmds;
889 u8 request_desript_type;
890 u16 smid;
891 u8 cb_idx;
892 u32 reply;
893 u8 msix_index = reply_q->msix_index;
894 struct MPT2SAS_ADAPTER *ioc = reply_q->ioc;
895 Mpi2ReplyDescriptorsUnion_t *rpf;
896 u8 rc;
897
898 if (ioc->mask_interrupts)
899 return IRQ_NONE;
900
901 if (!atomic_add_unless(&reply_q->busy, 1, 1))
902 return IRQ_NONE;
903
904 rpf = &reply_q->reply_post_free[reply_q->reply_post_host_index];
905 request_desript_type = rpf->Default.ReplyFlags
906 & MPI2_RPY_DESCRIPT_FLAGS_TYPE_MASK;
907 if (request_desript_type == MPI2_RPY_DESCRIPT_FLAGS_UNUSED) {
908 atomic_dec(&reply_q->busy);
909 return IRQ_NONE;
910 }
911
912 completed_cmds = 0;
913 cb_idx = 0xFF;
914 do {
915 rd.word = le64_to_cpu(rpf->Words);
916 if (rd.u.low == UINT_MAX || rd.u.high == UINT_MAX)
917 goto out;
918 reply = 0;
919 smid = le16_to_cpu(rpf->Default.DescriptorTypeDependent1);
920 if (request_desript_type ==
921 MPI2_RPY_DESCRIPT_FLAGS_ADDRESS_REPLY) {
922 reply = le32_to_cpu
923 (rpf->AddressReply.ReplyFrameAddress);
924 if (reply > ioc->reply_dma_max_address ||
925 reply < ioc->reply_dma_min_address)
926 reply = 0;
927 } else if (request_desript_type ==
928 MPI2_RPY_DESCRIPT_FLAGS_TARGET_COMMAND_BUFFER)
929 goto next;
930 else if (request_desript_type ==
931 MPI2_RPY_DESCRIPT_FLAGS_TARGETASSIST_SUCCESS)
932 goto next;
933 if (smid)
934 cb_idx = _base_get_cb_idx(ioc, smid);
935 if (smid && cb_idx != 0xFF) {
936 rc = mpt_callbacks[cb_idx](ioc, smid, msix_index,
937 reply);
938 if (reply)
939 _base_display_reply_info(ioc, smid, msix_index,
940 reply);
941 if (rc)
942 mpt2sas_base_free_smid(ioc, smid);
943 }
944 if (!smid)
945 _base_async_event(ioc, msix_index, reply);
946
947 /* reply free queue handling */
948 if (reply) {
949 ioc->reply_free_host_index =
950 (ioc->reply_free_host_index ==
951 (ioc->reply_free_queue_depth - 1)) ?
952 0 : ioc->reply_free_host_index + 1;
953 ioc->reply_free[ioc->reply_free_host_index] =
954 cpu_to_le32(reply);
955 wmb();
956 writel(ioc->reply_free_host_index,
957 &ioc->chip->ReplyFreeHostIndex);
958 }
959
960 next:
961
962 rpf->Words = cpu_to_le64(ULLONG_MAX);
963 reply_q->reply_post_host_index =
964 (reply_q->reply_post_host_index ==
965 (ioc->reply_post_queue_depth - 1)) ? 0 :
966 reply_q->reply_post_host_index + 1;
967 request_desript_type =
968 reply_q->reply_post_free[reply_q->reply_post_host_index].
969 Default.ReplyFlags & MPI2_RPY_DESCRIPT_FLAGS_TYPE_MASK;
970 completed_cmds++;
971 if (request_desript_type == MPI2_RPY_DESCRIPT_FLAGS_UNUSED)
972 goto out;
973 if (!reply_q->reply_post_host_index)
974 rpf = reply_q->reply_post_free;
975 else
976 rpf++;
977 } while (1);
978
979 out:
980
981 if (!completed_cmds) {
982 atomic_dec(&reply_q->busy);
983 return IRQ_NONE;
984 }
985 wmb();
986 if (ioc->is_warpdrive) {
987 writel(reply_q->reply_post_host_index,
988 ioc->reply_post_host_index[msix_index]);
989 atomic_dec(&reply_q->busy);
990 return IRQ_HANDLED;
991 }
992 writel(reply_q->reply_post_host_index | (msix_index <<
993 MPI2_RPHI_MSIX_INDEX_SHIFT), &ioc->chip->ReplyPostHostIndex);
994 atomic_dec(&reply_q->busy);
995 return IRQ_HANDLED;
996 }
997
998 /**
999 * _base_is_controller_msix_enabled - is controller support muli-reply queues
1000 * @ioc: per adapter object
1001 *
1002 */
1003 static inline int
1004 _base_is_controller_msix_enabled(struct MPT2SAS_ADAPTER *ioc)
1005 {
1006 return (ioc->facts.IOCCapabilities &
1007 MPI2_IOCFACTS_CAPABILITY_MSI_X_INDEX) && ioc->msix_enable;
1008 }
1009
1010 /**
1011 * mpt2sas_base_flush_reply_queues - flushing the MSIX reply queues
1012 * @ioc: per adapter object
1013 * Context: ISR conext
1014 *
1015 * Called when a Task Management request has completed. We want
1016 * to flush the other reply queues so all the outstanding IO has been
1017 * completed back to OS before we process the TM completetion.
1018 *
1019 * Return nothing.
1020 */
1021 void
1022 mpt2sas_base_flush_reply_queues(struct MPT2SAS_ADAPTER *ioc)
1023 {
1024 struct adapter_reply_queue *reply_q;
1025
1026 /* If MSIX capability is turned off
1027 * then multi-queues are not enabled
1028 */
1029 if (!_base_is_controller_msix_enabled(ioc))
1030 return;
1031
1032 list_for_each_entry(reply_q, &ioc->reply_queue_list, list) {
1033 if (ioc->shost_recovery)
1034 return;
1035 /* TMs are on msix_index == 0 */
1036 if (reply_q->msix_index == 0)
1037 continue;
1038 _base_interrupt(reply_q->vector, (void *)reply_q);
1039 }
1040 }
1041
1042 /**
1043 * mpt2sas_base_release_callback_handler - clear interrupt callback handler
1044 * @cb_idx: callback index
1045 *
1046 * Return nothing.
1047 */
1048 void
1049 mpt2sas_base_release_callback_handler(u8 cb_idx)
1050 {
1051 mpt_callbacks[cb_idx] = NULL;
1052 }
1053
1054 /**
1055 * mpt2sas_base_register_callback_handler - obtain index for the interrupt callback handler
1056 * @cb_func: callback function
1057 *
1058 * Returns cb_func.
1059 */
1060 u8
1061 mpt2sas_base_register_callback_handler(MPT_CALLBACK cb_func)
1062 {
1063 u8 cb_idx;
1064
1065 for (cb_idx = MPT_MAX_CALLBACKS-1; cb_idx; cb_idx--)
1066 if (mpt_callbacks[cb_idx] == NULL)
1067 break;
1068
1069 mpt_callbacks[cb_idx] = cb_func;
1070 return cb_idx;
1071 }
1072
1073 /**
1074 * mpt2sas_base_initialize_callback_handler - initialize the interrupt callback handler
1075 *
1076 * Return nothing.
1077 */
1078 void
1079 mpt2sas_base_initialize_callback_handler(void)
1080 {
1081 u8 cb_idx;
1082
1083 for (cb_idx = 0; cb_idx < MPT_MAX_CALLBACKS; cb_idx++)
1084 mpt2sas_base_release_callback_handler(cb_idx);
1085 }
1086
1087 /**
1088 * mpt2sas_base_build_zero_len_sge - build zero length sg entry
1089 * @ioc: per adapter object
1090 * @paddr: virtual address for SGE
1091 *
1092 * Create a zero length scatter gather entry to insure the IOCs hardware has
1093 * something to use if the target device goes brain dead and tries
1094 * to send data even when none is asked for.
1095 *
1096 * Return nothing.
1097 */
1098 void
1099 mpt2sas_base_build_zero_len_sge(struct MPT2SAS_ADAPTER *ioc, void *paddr)
1100 {
1101 u32 flags_length = (u32)((MPI2_SGE_FLAGS_LAST_ELEMENT |
1102 MPI2_SGE_FLAGS_END_OF_BUFFER | MPI2_SGE_FLAGS_END_OF_LIST |
1103 MPI2_SGE_FLAGS_SIMPLE_ELEMENT) <<
1104 MPI2_SGE_FLAGS_SHIFT);
1105 ioc->base_add_sg_single(paddr, flags_length, -1);
1106 }
1107
1108 /**
1109 * _base_add_sg_single_32 - Place a simple 32 bit SGE at address pAddr.
1110 * @paddr: virtual address for SGE
1111 * @flags_length: SGE flags and data transfer length
1112 * @dma_addr: Physical address
1113 *
1114 * Return nothing.
1115 */
1116 static void
1117 _base_add_sg_single_32(void *paddr, u32 flags_length, dma_addr_t dma_addr)
1118 {
1119 Mpi2SGESimple32_t *sgel = paddr;
1120
1121 flags_length |= (MPI2_SGE_FLAGS_32_BIT_ADDRESSING |
1122 MPI2_SGE_FLAGS_SYSTEM_ADDRESS) << MPI2_SGE_FLAGS_SHIFT;
1123 sgel->FlagsLength = cpu_to_le32(flags_length);
1124 sgel->Address = cpu_to_le32(dma_addr);
1125 }
1126
1127
1128 /**
1129 * _base_add_sg_single_64 - Place a simple 64 bit SGE at address pAddr.
1130 * @paddr: virtual address for SGE
1131 * @flags_length: SGE flags and data transfer length
1132 * @dma_addr: Physical address
1133 *
1134 * Return nothing.
1135 */
1136 static void
1137 _base_add_sg_single_64(void *paddr, u32 flags_length, dma_addr_t dma_addr)
1138 {
1139 Mpi2SGESimple64_t *sgel = paddr;
1140
1141 flags_length |= (MPI2_SGE_FLAGS_64_BIT_ADDRESSING |
1142 MPI2_SGE_FLAGS_SYSTEM_ADDRESS) << MPI2_SGE_FLAGS_SHIFT;
1143 sgel->FlagsLength = cpu_to_le32(flags_length);
1144 sgel->Address = cpu_to_le64(dma_addr);
1145 }
1146
1147 #define convert_to_kb(x) ((x) << (PAGE_SHIFT - 10))
1148
1149 /**
1150 * _base_config_dma_addressing - set dma addressing
1151 * @ioc: per adapter object
1152 * @pdev: PCI device struct
1153 *
1154 * Returns 0 for success, non-zero for failure.
1155 */
1156 static int
1157 _base_config_dma_addressing(struct MPT2SAS_ADAPTER *ioc, struct pci_dev *pdev)
1158 {
1159 struct sysinfo s;
1160 char *desc = NULL;
1161
1162 if (sizeof(dma_addr_t) > 4) {
1163 const uint64_t required_mask =
1164 dma_get_required_mask(&pdev->dev);
1165 if ((required_mask > DMA_BIT_MASK(32)) && !pci_set_dma_mask(pdev,
1166 DMA_BIT_MASK(64)) && !pci_set_consistent_dma_mask(pdev,
1167 DMA_BIT_MASK(64))) {
1168 ioc->base_add_sg_single = &_base_add_sg_single_64;
1169 ioc->sge_size = sizeof(Mpi2SGESimple64_t);
1170 desc = "64";
1171 goto out;
1172 }
1173 }
1174
1175 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(32))
1176 && !pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32))) {
1177 ioc->base_add_sg_single = &_base_add_sg_single_32;
1178 ioc->sge_size = sizeof(Mpi2SGESimple32_t);
1179 desc = "32";
1180 } else
1181 return -ENODEV;
1182
1183 out:
1184 si_meminfo(&s);
1185 printk(MPT2SAS_INFO_FMT "%s BIT PCI BUS DMA ADDRESSING SUPPORTED, "
1186 "total mem (%ld kB)\n", ioc->name, desc, convert_to_kb(s.totalram));
1187
1188 return 0;
1189 }
1190
1191 /**
1192 * _base_check_enable_msix - checks MSIX capabable.
1193 * @ioc: per adapter object
1194 *
1195 * Check to see if card is capable of MSIX, and set number
1196 * of available msix vectors
1197 */
1198 static int
1199 _base_check_enable_msix(struct MPT2SAS_ADAPTER *ioc)
1200 {
1201 int base;
1202 u16 message_control;
1203
1204
1205 base = pci_find_capability(ioc->pdev, PCI_CAP_ID_MSIX);
1206 if (!base) {
1207 dfailprintk(ioc, printk(MPT2SAS_INFO_FMT "msix not "
1208 "supported\n", ioc->name));
1209 return -EINVAL;
1210 }
1211
1212 /* get msix vector count */
1213 /* NUMA_IO not supported for older controllers */
1214 if (ioc->pdev->device == MPI2_MFGPAGE_DEVID_SAS2004 ||
1215 ioc->pdev->device == MPI2_MFGPAGE_DEVID_SAS2008 ||
1216 ioc->pdev->device == MPI2_MFGPAGE_DEVID_SAS2108_1 ||
1217 ioc->pdev->device == MPI2_MFGPAGE_DEVID_SAS2108_2 ||
1218 ioc->pdev->device == MPI2_MFGPAGE_DEVID_SAS2108_3 ||
1219 ioc->pdev->device == MPI2_MFGPAGE_DEVID_SAS2116_1 ||
1220 ioc->pdev->device == MPI2_MFGPAGE_DEVID_SAS2116_2)
1221 ioc->msix_vector_count = 1;
1222 else {
1223 pci_read_config_word(ioc->pdev, base + 2, &message_control);
1224 ioc->msix_vector_count = (message_control & 0x3FF) + 1;
1225 }
1226 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "msix is supported, "
1227 "vector_count(%d)\n", ioc->name, ioc->msix_vector_count));
1228
1229 return 0;
1230 }
1231
1232 /**
1233 * _base_free_irq - free irq
1234 * @ioc: per adapter object
1235 *
1236 * Freeing respective reply_queue from the list.
1237 */
1238 static void
1239 _base_free_irq(struct MPT2SAS_ADAPTER *ioc)
1240 {
1241 struct adapter_reply_queue *reply_q, *next;
1242
1243 if (list_empty(&ioc->reply_queue_list))
1244 return;
1245
1246 list_for_each_entry_safe(reply_q, next, &ioc->reply_queue_list, list) {
1247 list_del(&reply_q->list);
1248 synchronize_irq(reply_q->vector);
1249 free_irq(reply_q->vector, reply_q);
1250 kfree(reply_q);
1251 }
1252 }
1253
1254 /**
1255 * _base_request_irq - request irq
1256 * @ioc: per adapter object
1257 * @index: msix index into vector table
1258 * @vector: irq vector
1259 *
1260 * Inserting respective reply_queue into the list.
1261 */
1262 static int
1263 _base_request_irq(struct MPT2SAS_ADAPTER *ioc, u8 index, u32 vector)
1264 {
1265 struct adapter_reply_queue *reply_q;
1266 int r;
1267
1268 reply_q = kzalloc(sizeof(struct adapter_reply_queue), GFP_KERNEL);
1269 if (!reply_q) {
1270 printk(MPT2SAS_ERR_FMT "unable to allocate memory %d!\n",
1271 ioc->name, (int)sizeof(struct adapter_reply_queue));
1272 return -ENOMEM;
1273 }
1274 reply_q->ioc = ioc;
1275 reply_q->msix_index = index;
1276 reply_q->vector = vector;
1277 atomic_set(&reply_q->busy, 0);
1278 if (ioc->msix_enable)
1279 snprintf(reply_q->name, MPT_NAME_LENGTH, "%s%d-msix%d",
1280 MPT2SAS_DRIVER_NAME, ioc->id, index);
1281 else
1282 snprintf(reply_q->name, MPT_NAME_LENGTH, "%s%d",
1283 MPT2SAS_DRIVER_NAME, ioc->id);
1284 r = request_irq(vector, _base_interrupt, IRQF_SHARED, reply_q->name,
1285 reply_q);
1286 if (r) {
1287 printk(MPT2SAS_ERR_FMT "unable to allocate interrupt %d!\n",
1288 reply_q->name, vector);
1289 kfree(reply_q);
1290 return -EBUSY;
1291 }
1292
1293 INIT_LIST_HEAD(&reply_q->list);
1294 list_add_tail(&reply_q->list, &ioc->reply_queue_list);
1295 return 0;
1296 }
1297
1298 /**
1299 * _base_assign_reply_queues - assigning msix index for each cpu
1300 * @ioc: per adapter object
1301 *
1302 * The enduser would need to set the affinity via /proc/irq/#/smp_affinity
1303 *
1304 * It would nice if we could call irq_set_affinity, however it is not
1305 * an exported symbol
1306 */
1307 static void
1308 _base_assign_reply_queues(struct MPT2SAS_ADAPTER *ioc)
1309 {
1310 struct adapter_reply_queue *reply_q;
1311 int cpu_id;
1312 int cpu_grouping, loop, grouping, grouping_mod;
1313
1314 if (!_base_is_controller_msix_enabled(ioc))
1315 return;
1316
1317 memset(ioc->cpu_msix_table, 0, ioc->cpu_msix_table_sz);
1318 /* when there are more cpus than available msix vectors,
1319 * then group cpus togeather on same irq
1320 */
1321 if (ioc->cpu_count > ioc->msix_vector_count) {
1322 grouping = ioc->cpu_count / ioc->msix_vector_count;
1323 grouping_mod = ioc->cpu_count % ioc->msix_vector_count;
1324 if (grouping < 2 || (grouping == 2 && !grouping_mod))
1325 cpu_grouping = 2;
1326 else if (grouping < 4 || (grouping == 4 && !grouping_mod))
1327 cpu_grouping = 4;
1328 else if (grouping < 8 || (grouping == 8 && !grouping_mod))
1329 cpu_grouping = 8;
1330 else
1331 cpu_grouping = 16;
1332 } else
1333 cpu_grouping = 0;
1334
1335 loop = 0;
1336 reply_q = list_entry(ioc->reply_queue_list.next,
1337 struct adapter_reply_queue, list);
1338 for_each_online_cpu(cpu_id) {
1339 if (!cpu_grouping) {
1340 ioc->cpu_msix_table[cpu_id] = reply_q->msix_index;
1341 reply_q = list_entry(reply_q->list.next,
1342 struct adapter_reply_queue, list);
1343 } else {
1344 if (loop < cpu_grouping) {
1345 ioc->cpu_msix_table[cpu_id] =
1346 reply_q->msix_index;
1347 loop++;
1348 } else {
1349 reply_q = list_entry(reply_q->list.next,
1350 struct adapter_reply_queue, list);
1351 ioc->cpu_msix_table[cpu_id] =
1352 reply_q->msix_index;
1353 loop = 1;
1354 }
1355 }
1356 }
1357 }
1358
1359 /**
1360 * _base_disable_msix - disables msix
1361 * @ioc: per adapter object
1362 *
1363 */
1364 static void
1365 _base_disable_msix(struct MPT2SAS_ADAPTER *ioc)
1366 {
1367 if (ioc->msix_enable) {
1368 pci_disable_msix(ioc->pdev);
1369 ioc->msix_enable = 0;
1370 }
1371 }
1372
1373 /**
1374 * _base_enable_msix - enables msix, failback to io_apic
1375 * @ioc: per adapter object
1376 *
1377 */
1378 static int
1379 _base_enable_msix(struct MPT2SAS_ADAPTER *ioc)
1380 {
1381 struct msix_entry *entries, *a;
1382 int r;
1383 int i;
1384 u8 try_msix = 0;
1385
1386 INIT_LIST_HEAD(&ioc->reply_queue_list);
1387
1388 if (msix_disable == -1 || msix_disable == 0)
1389 try_msix = 1;
1390
1391 if (!try_msix)
1392 goto try_ioapic;
1393
1394 if (_base_check_enable_msix(ioc) != 0)
1395 goto try_ioapic;
1396
1397 ioc->reply_queue_count = min_t(int, ioc->cpu_count,
1398 ioc->msix_vector_count);
1399
1400 entries = kcalloc(ioc->reply_queue_count, sizeof(struct msix_entry),
1401 GFP_KERNEL);
1402 if (!entries) {
1403 dfailprintk(ioc, printk(MPT2SAS_INFO_FMT "kcalloc "
1404 "failed @ at %s:%d/%s() !!!\n", ioc->name, __FILE__,
1405 __LINE__, __func__));
1406 goto try_ioapic;
1407 }
1408
1409 for (i = 0, a = entries; i < ioc->reply_queue_count; i++, a++)
1410 a->entry = i;
1411
1412 r = pci_enable_msix(ioc->pdev, entries, ioc->reply_queue_count);
1413 if (r) {
1414 dfailprintk(ioc, printk(MPT2SAS_INFO_FMT "pci_enable_msix "
1415 "failed (r=%d) !!!\n", ioc->name, r));
1416 kfree(entries);
1417 goto try_ioapic;
1418 }
1419
1420 ioc->msix_enable = 1;
1421 for (i = 0, a = entries; i < ioc->reply_queue_count; i++, a++) {
1422 r = _base_request_irq(ioc, i, a->vector);
1423 if (r) {
1424 _base_free_irq(ioc);
1425 _base_disable_msix(ioc);
1426 kfree(entries);
1427 goto try_ioapic;
1428 }
1429 }
1430
1431 kfree(entries);
1432 return 0;
1433
1434 /* failback to io_apic interrupt routing */
1435 try_ioapic:
1436
1437 r = _base_request_irq(ioc, 0, ioc->pdev->irq);
1438
1439 return r;
1440 }
1441
1442 /**
1443 * mpt2sas_base_map_resources - map in controller resources (io/irq/memap)
1444 * @ioc: per adapter object
1445 *
1446 * Returns 0 for success, non-zero for failure.
1447 */
1448 int
1449 mpt2sas_base_map_resources(struct MPT2SAS_ADAPTER *ioc)
1450 {
1451 struct pci_dev *pdev = ioc->pdev;
1452 u32 memap_sz;
1453 u32 pio_sz;
1454 int i, r = 0;
1455 u64 pio_chip = 0;
1456 u64 chip_phys = 0;
1457 struct adapter_reply_queue *reply_q;
1458
1459 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n",
1460 ioc->name, __func__));
1461
1462 ioc->bars = pci_select_bars(pdev, IORESOURCE_MEM);
1463 if (pci_enable_device_mem(pdev)) {
1464 printk(MPT2SAS_WARN_FMT "pci_enable_device_mem: "
1465 "failed\n", ioc->name);
1466 return -ENODEV;
1467 }
1468
1469
1470 if (pci_request_selected_regions(pdev, ioc->bars,
1471 MPT2SAS_DRIVER_NAME)) {
1472 printk(MPT2SAS_WARN_FMT "pci_request_selected_regions: "
1473 "failed\n", ioc->name);
1474 r = -ENODEV;
1475 goto out_fail;
1476 }
1477
1478 /* AER (Advanced Error Reporting) hooks */
1479 pci_enable_pcie_error_reporting(pdev);
1480
1481 pci_set_master(pdev);
1482
1483 if (_base_config_dma_addressing(ioc, pdev) != 0) {
1484 printk(MPT2SAS_WARN_FMT "no suitable DMA mask for %s\n",
1485 ioc->name, pci_name(pdev));
1486 r = -ENODEV;
1487 goto out_fail;
1488 }
1489
1490 for (i = 0, memap_sz = 0, pio_sz = 0 ; i < DEVICE_COUNT_RESOURCE; i++) {
1491 if (pci_resource_flags(pdev, i) & IORESOURCE_IO) {
1492 if (pio_sz)
1493 continue;
1494 pio_chip = (u64)pci_resource_start(pdev, i);
1495 pio_sz = pci_resource_len(pdev, i);
1496 } else {
1497 if (memap_sz)
1498 continue;
1499 /* verify memory resource is valid before using */
1500 if (pci_resource_flags(pdev, i) & IORESOURCE_MEM) {
1501 ioc->chip_phys = pci_resource_start(pdev, i);
1502 chip_phys = (u64)ioc->chip_phys;
1503 memap_sz = pci_resource_len(pdev, i);
1504 ioc->chip = ioremap(ioc->chip_phys, memap_sz);
1505 if (ioc->chip == NULL) {
1506 printk(MPT2SAS_ERR_FMT "unable to map "
1507 "adapter memory!\n", ioc->name);
1508 r = -EINVAL;
1509 goto out_fail;
1510 }
1511 }
1512 }
1513 }
1514
1515 _base_mask_interrupts(ioc);
1516 r = _base_enable_msix(ioc);
1517 if (r)
1518 goto out_fail;
1519
1520 list_for_each_entry(reply_q, &ioc->reply_queue_list, list)
1521 printk(MPT2SAS_INFO_FMT "%s: IRQ %d\n",
1522 reply_q->name, ((ioc->msix_enable) ? "PCI-MSI-X enabled" :
1523 "IO-APIC enabled"), reply_q->vector);
1524
1525 printk(MPT2SAS_INFO_FMT "iomem(0x%016llx), mapped(0x%p), size(%d)\n",
1526 ioc->name, (unsigned long long)chip_phys, ioc->chip, memap_sz);
1527 printk(MPT2SAS_INFO_FMT "ioport(0x%016llx), size(%d)\n",
1528 ioc->name, (unsigned long long)pio_chip, pio_sz);
1529
1530 /* Save PCI configuration state for recovery from PCI AER/EEH errors */
1531 pci_save_state(pdev);
1532
1533 return 0;
1534
1535 out_fail:
1536 if (ioc->chip_phys)
1537 iounmap(ioc->chip);
1538 ioc->chip_phys = 0;
1539 pci_release_selected_regions(ioc->pdev, ioc->bars);
1540 pci_disable_pcie_error_reporting(pdev);
1541 pci_disable_device(pdev);
1542 return r;
1543 }
1544
1545 /**
1546 * mpt2sas_base_get_msg_frame - obtain request mf pointer
1547 * @ioc: per adapter object
1548 * @smid: system request message index(smid zero is invalid)
1549 *
1550 * Returns virt pointer to message frame.
1551 */
1552 void *
1553 mpt2sas_base_get_msg_frame(struct MPT2SAS_ADAPTER *ioc, u16 smid)
1554 {
1555 return (void *)(ioc->request + (smid * ioc->request_sz));
1556 }
1557
1558 /**
1559 * mpt2sas_base_get_sense_buffer - obtain a sense buffer assigned to a mf request
1560 * @ioc: per adapter object
1561 * @smid: system request message index
1562 *
1563 * Returns virt pointer to sense buffer.
1564 */
1565 void *
1566 mpt2sas_base_get_sense_buffer(struct MPT2SAS_ADAPTER *ioc, u16 smid)
1567 {
1568 return (void *)(ioc->sense + ((smid - 1) * SCSI_SENSE_BUFFERSIZE));
1569 }
1570
1571 /**
1572 * mpt2sas_base_get_sense_buffer_dma - obtain a sense buffer assigned to a mf request
1573 * @ioc: per adapter object
1574 * @smid: system request message index
1575 *
1576 * Returns phys pointer to the low 32bit address of the sense buffer.
1577 */
1578 __le32
1579 mpt2sas_base_get_sense_buffer_dma(struct MPT2SAS_ADAPTER *ioc, u16 smid)
1580 {
1581 return cpu_to_le32(ioc->sense_dma +
1582 ((smid - 1) * SCSI_SENSE_BUFFERSIZE));
1583 }
1584
1585 /**
1586 * mpt2sas_base_get_reply_virt_addr - obtain reply frames virt address
1587 * @ioc: per adapter object
1588 * @phys_addr: lower 32 physical addr of the reply
1589 *
1590 * Converts 32bit lower physical addr into a virt address.
1591 */
1592 void *
1593 mpt2sas_base_get_reply_virt_addr(struct MPT2SAS_ADAPTER *ioc, u32 phys_addr)
1594 {
1595 if (!phys_addr)
1596 return NULL;
1597 return ioc->reply + (phys_addr - (u32)ioc->reply_dma);
1598 }
1599
1600 /**
1601 * mpt2sas_base_get_smid - obtain a free smid from internal queue
1602 * @ioc: per adapter object
1603 * @cb_idx: callback index
1604 *
1605 * Returns smid (zero is invalid)
1606 */
1607 u16
1608 mpt2sas_base_get_smid(struct MPT2SAS_ADAPTER *ioc, u8 cb_idx)
1609 {
1610 unsigned long flags;
1611 struct request_tracker *request;
1612 u16 smid;
1613
1614 spin_lock_irqsave(&ioc->scsi_lookup_lock, flags);
1615 if (list_empty(&ioc->internal_free_list)) {
1616 spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
1617 printk(MPT2SAS_ERR_FMT "%s: smid not available\n",
1618 ioc->name, __func__);
1619 return 0;
1620 }
1621
1622 request = list_entry(ioc->internal_free_list.next,
1623 struct request_tracker, tracker_list);
1624 request->cb_idx = cb_idx;
1625 smid = request->smid;
1626 list_del(&request->tracker_list);
1627 spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
1628 return smid;
1629 }
1630
1631 /**
1632 * mpt2sas_base_get_smid_scsiio - obtain a free smid from scsiio queue
1633 * @ioc: per adapter object
1634 * @cb_idx: callback index
1635 * @scmd: pointer to scsi command object
1636 *
1637 * Returns smid (zero is invalid)
1638 */
1639 u16
1640 mpt2sas_base_get_smid_scsiio(struct MPT2SAS_ADAPTER *ioc, u8 cb_idx,
1641 struct scsi_cmnd *scmd)
1642 {
1643 unsigned long flags;
1644 struct scsiio_tracker *request;
1645 u16 smid;
1646
1647 spin_lock_irqsave(&ioc->scsi_lookup_lock, flags);
1648 if (list_empty(&ioc->free_list)) {
1649 spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
1650 printk(MPT2SAS_ERR_FMT "%s: smid not available\n",
1651 ioc->name, __func__);
1652 return 0;
1653 }
1654
1655 request = list_entry(ioc->free_list.next,
1656 struct scsiio_tracker, tracker_list);
1657 request->scmd = scmd;
1658 request->cb_idx = cb_idx;
1659 smid = request->smid;
1660 list_del(&request->tracker_list);
1661 spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
1662 return smid;
1663 }
1664
1665 /**
1666 * mpt2sas_base_get_smid_hpr - obtain a free smid from hi-priority queue
1667 * @ioc: per adapter object
1668 * @cb_idx: callback index
1669 *
1670 * Returns smid (zero is invalid)
1671 */
1672 u16
1673 mpt2sas_base_get_smid_hpr(struct MPT2SAS_ADAPTER *ioc, u8 cb_idx)
1674 {
1675 unsigned long flags;
1676 struct request_tracker *request;
1677 u16 smid;
1678
1679 spin_lock_irqsave(&ioc->scsi_lookup_lock, flags);
1680 if (list_empty(&ioc->hpr_free_list)) {
1681 spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
1682 return 0;
1683 }
1684
1685 request = list_entry(ioc->hpr_free_list.next,
1686 struct request_tracker, tracker_list);
1687 request->cb_idx = cb_idx;
1688 smid = request->smid;
1689 list_del(&request->tracker_list);
1690 spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
1691 return smid;
1692 }
1693
1694
1695 /**
1696 * mpt2sas_base_free_smid - put smid back on free_list
1697 * @ioc: per adapter object
1698 * @smid: system request message index
1699 *
1700 * Return nothing.
1701 */
1702 void
1703 mpt2sas_base_free_smid(struct MPT2SAS_ADAPTER *ioc, u16 smid)
1704 {
1705 unsigned long flags;
1706 int i;
1707 struct chain_tracker *chain_req, *next;
1708
1709 spin_lock_irqsave(&ioc->scsi_lookup_lock, flags);
1710 if (smid < ioc->hi_priority_smid) {
1711 /* scsiio queue */
1712 i = smid - 1;
1713 if (!list_empty(&ioc->scsi_lookup[i].chain_list)) {
1714 list_for_each_entry_safe(chain_req, next,
1715 &ioc->scsi_lookup[i].chain_list, tracker_list) {
1716 list_del_init(&chain_req->tracker_list);
1717 list_add_tail(&chain_req->tracker_list,
1718 &ioc->free_chain_list);
1719 }
1720 }
1721 ioc->scsi_lookup[i].cb_idx = 0xFF;
1722 ioc->scsi_lookup[i].scmd = NULL;
1723 ioc->scsi_lookup[i].direct_io = 0;
1724 list_add_tail(&ioc->scsi_lookup[i].tracker_list,
1725 &ioc->free_list);
1726 spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
1727
1728 /*
1729 * See _wait_for_commands_to_complete() call with regards
1730 * to this code.
1731 */
1732 if (ioc->shost_recovery && ioc->pending_io_count) {
1733 if (ioc->pending_io_count == 1)
1734 wake_up(&ioc->reset_wq);
1735 ioc->pending_io_count--;
1736 }
1737 return;
1738 } else if (smid < ioc->internal_smid) {
1739 /* hi-priority */
1740 i = smid - ioc->hi_priority_smid;
1741 ioc->hpr_lookup[i].cb_idx = 0xFF;
1742 list_add_tail(&ioc->hpr_lookup[i].tracker_list,
1743 &ioc->hpr_free_list);
1744 } else if (smid <= ioc->hba_queue_depth) {
1745 /* internal queue */
1746 i = smid - ioc->internal_smid;
1747 ioc->internal_lookup[i].cb_idx = 0xFF;
1748 list_add_tail(&ioc->internal_lookup[i].tracker_list,
1749 &ioc->internal_free_list);
1750 }
1751 spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
1752 }
1753
1754 /**
1755 * _base_writeq - 64 bit write to MMIO
1756 * @ioc: per adapter object
1757 * @b: data payload
1758 * @addr: address in MMIO space
1759 * @writeq_lock: spin lock
1760 *
1761 * Glue for handling an atomic 64 bit word to MMIO. This special handling takes
1762 * care of 32 bit environment where its not quarenteed to send the entire word
1763 * in one transfer.
1764 */
1765 #ifndef writeq
1766 static inline void _base_writeq(__u64 b, volatile void __iomem *addr,
1767 spinlock_t *writeq_lock)
1768 {
1769 unsigned long flags;
1770 __u64 data_out = cpu_to_le64(b);
1771
1772 spin_lock_irqsave(writeq_lock, flags);
1773 writel((u32)(data_out), addr);
1774 writel((u32)(data_out >> 32), (addr + 4));
1775 spin_unlock_irqrestore(writeq_lock, flags);
1776 }
1777 #else
1778 static inline void _base_writeq(__u64 b, volatile void __iomem *addr,
1779 spinlock_t *writeq_lock)
1780 {
1781 writeq(cpu_to_le64(b), addr);
1782 }
1783 #endif
1784
1785 static inline u8
1786 _base_get_msix_index(struct MPT2SAS_ADAPTER *ioc)
1787 {
1788 return ioc->cpu_msix_table[smp_processor_id()];
1789 }
1790
1791 /**
1792 * mpt2sas_base_put_smid_scsi_io - send SCSI_IO request to firmware
1793 * @ioc: per adapter object
1794 * @smid: system request message index
1795 * @handle: device handle
1796 *
1797 * Return nothing.
1798 */
1799 void
1800 mpt2sas_base_put_smid_scsi_io(struct MPT2SAS_ADAPTER *ioc, u16 smid, u16 handle)
1801 {
1802 Mpi2RequestDescriptorUnion_t descriptor;
1803 u64 *request = (u64 *)&descriptor;
1804
1805
1806 descriptor.SCSIIO.RequestFlags = MPI2_REQ_DESCRIPT_FLAGS_SCSI_IO;
1807 descriptor.SCSIIO.MSIxIndex = _base_get_msix_index(ioc);
1808 descriptor.SCSIIO.SMID = cpu_to_le16(smid);
1809 descriptor.SCSIIO.DevHandle = cpu_to_le16(handle);
1810 descriptor.SCSIIO.LMID = 0;
1811 _base_writeq(*request, &ioc->chip->RequestDescriptorPostLow,
1812 &ioc->scsi_lookup_lock);
1813 }
1814
1815
1816 /**
1817 * mpt2sas_base_put_smid_hi_priority - send Task Management request to firmware
1818 * @ioc: per adapter object
1819 * @smid: system request message index
1820 *
1821 * Return nothing.
1822 */
1823 void
1824 mpt2sas_base_put_smid_hi_priority(struct MPT2SAS_ADAPTER *ioc, u16 smid)
1825 {
1826 Mpi2RequestDescriptorUnion_t descriptor;
1827 u64 *request = (u64 *)&descriptor;
1828
1829 descriptor.HighPriority.RequestFlags =
1830 MPI2_REQ_DESCRIPT_FLAGS_HIGH_PRIORITY;
1831 descriptor.HighPriority.MSIxIndex = 0;
1832 descriptor.HighPriority.SMID = cpu_to_le16(smid);
1833 descriptor.HighPriority.LMID = 0;
1834 descriptor.HighPriority.Reserved1 = 0;
1835 _base_writeq(*request, &ioc->chip->RequestDescriptorPostLow,
1836 &ioc->scsi_lookup_lock);
1837 }
1838
1839 /**
1840 * mpt2sas_base_put_smid_default - Default, primarily used for config pages
1841 * @ioc: per adapter object
1842 * @smid: system request message index
1843 *
1844 * Return nothing.
1845 */
1846 void
1847 mpt2sas_base_put_smid_default(struct MPT2SAS_ADAPTER *ioc, u16 smid)
1848 {
1849 Mpi2RequestDescriptorUnion_t descriptor;
1850 u64 *request = (u64 *)&descriptor;
1851
1852 descriptor.Default.RequestFlags = MPI2_REQ_DESCRIPT_FLAGS_DEFAULT_TYPE;
1853 descriptor.Default.MSIxIndex = _base_get_msix_index(ioc);
1854 descriptor.Default.SMID = cpu_to_le16(smid);
1855 descriptor.Default.LMID = 0;
1856 descriptor.Default.DescriptorTypeDependent = 0;
1857 _base_writeq(*request, &ioc->chip->RequestDescriptorPostLow,
1858 &ioc->scsi_lookup_lock);
1859 }
1860
1861 /**
1862 * mpt2sas_base_put_smid_target_assist - send Target Assist/Status to firmware
1863 * @ioc: per adapter object
1864 * @smid: system request message index
1865 * @io_index: value used to track the IO
1866 *
1867 * Return nothing.
1868 */
1869 void
1870 mpt2sas_base_put_smid_target_assist(struct MPT2SAS_ADAPTER *ioc, u16 smid,
1871 u16 io_index)
1872 {
1873 Mpi2RequestDescriptorUnion_t descriptor;
1874 u64 *request = (u64 *)&descriptor;
1875
1876 descriptor.SCSITarget.RequestFlags =
1877 MPI2_REQ_DESCRIPT_FLAGS_SCSI_TARGET;
1878 descriptor.SCSITarget.MSIxIndex = _base_get_msix_index(ioc);
1879 descriptor.SCSITarget.SMID = cpu_to_le16(smid);
1880 descriptor.SCSITarget.LMID = 0;
1881 descriptor.SCSITarget.IoIndex = cpu_to_le16(io_index);
1882 _base_writeq(*request, &ioc->chip->RequestDescriptorPostLow,
1883 &ioc->scsi_lookup_lock);
1884 }
1885
1886 /**
1887 * _base_display_dell_branding - Disply branding string
1888 * @ioc: per adapter object
1889 *
1890 * Return nothing.
1891 */
1892 static void
1893 _base_display_dell_branding(struct MPT2SAS_ADAPTER *ioc)
1894 {
1895 char dell_branding[MPT2SAS_DELL_BRANDING_SIZE];
1896
1897 if (ioc->pdev->subsystem_vendor != PCI_VENDOR_ID_DELL)
1898 return;
1899
1900 memset(dell_branding, 0, MPT2SAS_DELL_BRANDING_SIZE);
1901 switch (ioc->pdev->subsystem_device) {
1902 case MPT2SAS_DELL_6GBPS_SAS_HBA_SSDID:
1903 strncpy(dell_branding, MPT2SAS_DELL_6GBPS_SAS_HBA_BRANDING,
1904 MPT2SAS_DELL_BRANDING_SIZE - 1);
1905 break;
1906 case MPT2SAS_DELL_PERC_H200_ADAPTER_SSDID:
1907 strncpy(dell_branding, MPT2SAS_DELL_PERC_H200_ADAPTER_BRANDING,
1908 MPT2SAS_DELL_BRANDING_SIZE - 1);
1909 break;
1910 case MPT2SAS_DELL_PERC_H200_INTEGRATED_SSDID:
1911 strncpy(dell_branding,
1912 MPT2SAS_DELL_PERC_H200_INTEGRATED_BRANDING,
1913 MPT2SAS_DELL_BRANDING_SIZE - 1);
1914 break;
1915 case MPT2SAS_DELL_PERC_H200_MODULAR_SSDID:
1916 strncpy(dell_branding,
1917 MPT2SAS_DELL_PERC_H200_MODULAR_BRANDING,
1918 MPT2SAS_DELL_BRANDING_SIZE - 1);
1919 break;
1920 case MPT2SAS_DELL_PERC_H200_EMBEDDED_SSDID:
1921 strncpy(dell_branding,
1922 MPT2SAS_DELL_PERC_H200_EMBEDDED_BRANDING,
1923 MPT2SAS_DELL_BRANDING_SIZE - 1);
1924 break;
1925 case MPT2SAS_DELL_PERC_H200_SSDID:
1926 strncpy(dell_branding, MPT2SAS_DELL_PERC_H200_BRANDING,
1927 MPT2SAS_DELL_BRANDING_SIZE - 1);
1928 break;
1929 case MPT2SAS_DELL_6GBPS_SAS_SSDID:
1930 strncpy(dell_branding, MPT2SAS_DELL_6GBPS_SAS_BRANDING,
1931 MPT2SAS_DELL_BRANDING_SIZE - 1);
1932 break;
1933 default:
1934 sprintf(dell_branding, "0x%4X", ioc->pdev->subsystem_device);
1935 break;
1936 }
1937
1938 printk(MPT2SAS_INFO_FMT "%s: Vendor(0x%04X), Device(0x%04X),"
1939 " SSVID(0x%04X), SSDID(0x%04X)\n", ioc->name, dell_branding,
1940 ioc->pdev->vendor, ioc->pdev->device, ioc->pdev->subsystem_vendor,
1941 ioc->pdev->subsystem_device);
1942 }
1943
1944 /**
1945 * _base_display_intel_branding - Display branding string
1946 * @ioc: per adapter object
1947 *
1948 * Return nothing.
1949 */
1950 static void
1951 _base_display_intel_branding(struct MPT2SAS_ADAPTER *ioc)
1952 {
1953 if (ioc->pdev->subsystem_vendor != PCI_VENDOR_ID_INTEL)
1954 return;
1955
1956 switch (ioc->pdev->device) {
1957 case MPI2_MFGPAGE_DEVID_SAS2008:
1958 switch (ioc->pdev->subsystem_device) {
1959 case MPT2SAS_INTEL_RMS2LL080_SSDID:
1960 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
1961 MPT2SAS_INTEL_RMS2LL080_BRANDING);
1962 break;
1963 case MPT2SAS_INTEL_RMS2LL040_SSDID:
1964 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
1965 MPT2SAS_INTEL_RMS2LL040_BRANDING);
1966 break;
1967 case MPT2SAS_INTEL_RAMSDALE_SSDID:
1968 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
1969 MPT2SAS_INTEL_RAMSDALE_BRANDING);
1970 break;
1971 default:
1972 break;
1973 }
1974 case MPI2_MFGPAGE_DEVID_SAS2308_2:
1975 switch (ioc->pdev->subsystem_device) {
1976 case MPT2SAS_INTEL_RS25GB008_SSDID:
1977 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
1978 MPT2SAS_INTEL_RS25GB008_BRANDING);
1979 break;
1980 case MPT2SAS_INTEL_RMS25JB080_SSDID:
1981 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
1982 MPT2SAS_INTEL_RMS25JB080_BRANDING);
1983 break;
1984 case MPT2SAS_INTEL_RMS25JB040_SSDID:
1985 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
1986 MPT2SAS_INTEL_RMS25JB040_BRANDING);
1987 break;
1988 case MPT2SAS_INTEL_RMS25KB080_SSDID:
1989 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
1990 MPT2SAS_INTEL_RMS25KB080_BRANDING);
1991 break;
1992 case MPT2SAS_INTEL_RMS25KB040_SSDID:
1993 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
1994 MPT2SAS_INTEL_RMS25KB040_BRANDING);
1995 break;
1996 default:
1997 break;
1998 }
1999 default:
2000 break;
2001 }
2002 }
2003
2004 /**
2005 * _base_display_hp_branding - Display branding string
2006 * @ioc: per adapter object
2007 *
2008 * Return nothing.
2009 */
2010 static void
2011 _base_display_hp_branding(struct MPT2SAS_ADAPTER *ioc)
2012 {
2013 if (ioc->pdev->subsystem_vendor != MPT2SAS_HP_3PAR_SSVID)
2014 return;
2015
2016 switch (ioc->pdev->device) {
2017 case MPI2_MFGPAGE_DEVID_SAS2004:
2018 switch (ioc->pdev->subsystem_device) {
2019 case MPT2SAS_HP_DAUGHTER_2_4_INTERNAL_SSDID:
2020 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
2021 MPT2SAS_HP_DAUGHTER_2_4_INTERNAL_BRANDING);
2022 break;
2023 default:
2024 break;
2025 }
2026 case MPI2_MFGPAGE_DEVID_SAS2308_2:
2027 switch (ioc->pdev->subsystem_device) {
2028 case MPT2SAS_HP_2_4_INTERNAL_SSDID:
2029 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
2030 MPT2SAS_HP_2_4_INTERNAL_BRANDING);
2031 break;
2032 case MPT2SAS_HP_2_4_EXTERNAL_SSDID:
2033 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
2034 MPT2SAS_HP_2_4_EXTERNAL_BRANDING);
2035 break;
2036 case MPT2SAS_HP_1_4_INTERNAL_1_4_EXTERNAL_SSDID:
2037 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
2038 MPT2SAS_HP_1_4_INTERNAL_1_4_EXTERNAL_BRANDING);
2039 break;
2040 case MPT2SAS_HP_EMBEDDED_2_4_INTERNAL_SSDID:
2041 printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
2042 MPT2SAS_HP_EMBEDDED_2_4_INTERNAL_BRANDING);
2043 break;
2044 default:
2045 break;
2046 }
2047 default:
2048 break;
2049 }
2050 }
2051
2052 /**
2053 * _base_display_ioc_capabilities - Disply IOC's capabilities.
2054 * @ioc: per adapter object
2055 *
2056 * Return nothing.
2057 */
2058 static void
2059 _base_display_ioc_capabilities(struct MPT2SAS_ADAPTER *ioc)
2060 {
2061 int i = 0;
2062 char desc[16];
2063 u32 iounit_pg1_flags;
2064 u32 bios_version;
2065
2066 bios_version = le32_to_cpu(ioc->bios_pg3.BiosVersion);
2067 strncpy(desc, ioc->manu_pg0.ChipName, 16);
2068 printk(MPT2SAS_INFO_FMT "%s: FWVersion(%02d.%02d.%02d.%02d), "
2069 "ChipRevision(0x%02x), BiosVersion(%02d.%02d.%02d.%02d)\n",
2070 ioc->name, desc,
2071 (ioc->facts.FWVersion.Word & 0xFF000000) >> 24,
2072 (ioc->facts.FWVersion.Word & 0x00FF0000) >> 16,
2073 (ioc->facts.FWVersion.Word & 0x0000FF00) >> 8,
2074 ioc->facts.FWVersion.Word & 0x000000FF,
2075 ioc->pdev->revision,
2076 (bios_version & 0xFF000000) >> 24,
2077 (bios_version & 0x00FF0000) >> 16,
2078 (bios_version & 0x0000FF00) >> 8,
2079 bios_version & 0x000000FF);
2080
2081 _base_display_dell_branding(ioc);
2082 _base_display_intel_branding(ioc);
2083 _base_display_hp_branding(ioc);
2084
2085 printk(MPT2SAS_INFO_FMT "Protocol=(", ioc->name);
2086
2087 if (ioc->facts.ProtocolFlags & MPI2_IOCFACTS_PROTOCOL_SCSI_INITIATOR) {
2088 printk("Initiator");
2089 i++;
2090 }
2091
2092 if (ioc->facts.ProtocolFlags & MPI2_IOCFACTS_PROTOCOL_SCSI_TARGET) {
2093 printk("%sTarget", i ? "," : "");
2094 i++;
2095 }
2096
2097 i = 0;
2098 printk("), ");
2099 printk("Capabilities=(");
2100
2101 if (!ioc->hide_ir_msg) {
2102 if (ioc->facts.IOCCapabilities &
2103 MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID) {
2104 printk("Raid");
2105 i++;
2106 }
2107 }
2108
2109 if (ioc->facts.IOCCapabilities & MPI2_IOCFACTS_CAPABILITY_TLR) {
2110 printk("%sTLR", i ? "," : "");
2111 i++;
2112 }
2113
2114 if (ioc->facts.IOCCapabilities & MPI2_IOCFACTS_CAPABILITY_MULTICAST) {
2115 printk("%sMulticast", i ? "," : "");
2116 i++;
2117 }
2118
2119 if (ioc->facts.IOCCapabilities &
2120 MPI2_IOCFACTS_CAPABILITY_BIDIRECTIONAL_TARGET) {
2121 printk("%sBIDI Target", i ? "," : "");
2122 i++;
2123 }
2124
2125 if (ioc->facts.IOCCapabilities & MPI2_IOCFACTS_CAPABILITY_EEDP) {
2126 printk("%sEEDP", i ? "," : "");
2127 i++;
2128 }
2129
2130 if (ioc->facts.IOCCapabilities &
2131 MPI2_IOCFACTS_CAPABILITY_SNAPSHOT_BUFFER) {
2132 printk("%sSnapshot Buffer", i ? "," : "");
2133 i++;
2134 }
2135
2136 if (ioc->facts.IOCCapabilities &
2137 MPI2_IOCFACTS_CAPABILITY_DIAG_TRACE_BUFFER) {
2138 printk("%sDiag Trace Buffer", i ? "," : "");
2139 i++;
2140 }
2141
2142 if (ioc->facts.IOCCapabilities &
2143 MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER) {
2144 printk(KERN_INFO "%sDiag Extended Buffer", i ? "," : "");
2145 i++;
2146 }
2147
2148 if (ioc->facts.IOCCapabilities &
2149 MPI2_IOCFACTS_CAPABILITY_TASK_SET_FULL_HANDLING) {
2150 printk("%sTask Set Full", i ? "," : "");
2151 i++;
2152 }
2153
2154 iounit_pg1_flags = le32_to_cpu(ioc->iounit_pg1.Flags);
2155 if (!(iounit_pg1_flags & MPI2_IOUNITPAGE1_NATIVE_COMMAND_Q_DISABLE)) {
2156 printk("%sNCQ", i ? "," : "");
2157 i++;
2158 }
2159
2160 printk(")\n");
2161 }
2162
2163 /**
2164 * _base_update_missing_delay - change the missing delay timers
2165 * @ioc: per adapter object
2166 * @device_missing_delay: amount of time till device is reported missing
2167 * @io_missing_delay: interval IO is returned when there is a missing device
2168 *
2169 * Return nothing.
2170 *
2171 * Passed on the command line, this function will modify the device missing
2172 * delay, as well as the io missing delay. This should be called at driver
2173 * load time.
2174 */
2175 static void
2176 _base_update_missing_delay(struct MPT2SAS_ADAPTER *ioc,
2177 u16 device_missing_delay, u8 io_missing_delay)
2178 {
2179 u16 dmd, dmd_new, dmd_orignal;
2180 u8 io_missing_delay_original;
2181 u16 sz;
2182 Mpi2SasIOUnitPage1_t *sas_iounit_pg1 = NULL;
2183 Mpi2ConfigReply_t mpi_reply;
2184 u8 num_phys = 0;
2185 u16 ioc_status;
2186
2187 mpt2sas_config_get_number_hba_phys(ioc, &num_phys);
2188 if (!num_phys)
2189 return;
2190
2191 sz = offsetof(Mpi2SasIOUnitPage1_t, PhyData) + (num_phys *
2192 sizeof(Mpi2SasIOUnit1PhyData_t));
2193 sas_iounit_pg1 = kzalloc(sz, GFP_KERNEL);
2194 if (!sas_iounit_pg1) {
2195 printk(MPT2SAS_ERR_FMT "failure at %s:%d/%s()!\n",
2196 ioc->name, __FILE__, __LINE__, __func__);
2197 goto out;
2198 }
2199 if ((mpt2sas_config_get_sas_iounit_pg1(ioc, &mpi_reply,
2200 sas_iounit_pg1, sz))) {
2201 printk(MPT2SAS_ERR_FMT "failure at %s:%d/%s()!\n",
2202 ioc->name, __FILE__, __LINE__, __func__);
2203 goto out;
2204 }
2205 ioc_status = le16_to_cpu(mpi_reply.IOCStatus) &
2206 MPI2_IOCSTATUS_MASK;
2207 if (ioc_status != MPI2_IOCSTATUS_SUCCESS) {
2208 printk(MPT2SAS_ERR_FMT "failure at %s:%d/%s()!\n",
2209 ioc->name, __FILE__, __LINE__, __func__);
2210 goto out;
2211 }
2212
2213 /* device missing delay */
2214 dmd = sas_iounit_pg1->ReportDeviceMissingDelay;
2215 if (dmd & MPI2_SASIOUNIT1_REPORT_MISSING_UNIT_16)
2216 dmd = (dmd & MPI2_SASIOUNIT1_REPORT_MISSING_TIMEOUT_MASK) * 16;
2217 else
2218 dmd = dmd & MPI2_SASIOUNIT1_REPORT_MISSING_TIMEOUT_MASK;
2219 dmd_orignal = dmd;
2220 if (device_missing_delay > 0x7F) {
2221 dmd = (device_missing_delay > 0x7F0) ? 0x7F0 :
2222 device_missing_delay;
2223 dmd = dmd / 16;
2224 dmd |= MPI2_SASIOUNIT1_REPORT_MISSING_UNIT_16;
2225 } else
2226 dmd = device_missing_delay;
2227 sas_iounit_pg1->ReportDeviceMissingDelay = dmd;
2228
2229 /* io missing delay */
2230 io_missing_delay_original = sas_iounit_pg1->IODeviceMissingDelay;
2231 sas_iounit_pg1->IODeviceMissingDelay = io_missing_delay;
2232
2233 if (!mpt2sas_config_set_sas_iounit_pg1(ioc, &mpi_reply, sas_iounit_pg1,
2234 sz)) {
2235 if (dmd & MPI2_SASIOUNIT1_REPORT_MISSING_UNIT_16)
2236 dmd_new = (dmd &
2237 MPI2_SASIOUNIT1_REPORT_MISSING_TIMEOUT_MASK) * 16;
2238 else
2239 dmd_new =
2240 dmd & MPI2_SASIOUNIT1_REPORT_MISSING_TIMEOUT_MASK;
2241 printk(MPT2SAS_INFO_FMT "device_missing_delay: old(%d), "
2242 "new(%d)\n", ioc->name, dmd_orignal, dmd_new);
2243 printk(MPT2SAS_INFO_FMT "ioc_missing_delay: old(%d), "
2244 "new(%d)\n", ioc->name, io_missing_delay_original,
2245 io_missing_delay);
2246 ioc->device_missing_delay = dmd_new;
2247 ioc->io_missing_delay = io_missing_delay;
2248 }
2249
2250 out:
2251 kfree(sas_iounit_pg1);
2252 }
2253
2254 /**
2255 * _base_static_config_pages - static start of day config pages
2256 * @ioc: per adapter object
2257 *
2258 * Return nothing.
2259 */
2260 static void
2261 _base_static_config_pages(struct MPT2SAS_ADAPTER *ioc)
2262 {
2263 Mpi2ConfigReply_t mpi_reply;
2264 u32 iounit_pg1_flags;
2265
2266 mpt2sas_config_get_manufacturing_pg0(ioc, &mpi_reply, &ioc->manu_pg0);
2267 if (ioc->ir_firmware)
2268 mpt2sas_config_get_manufacturing_pg10(ioc, &mpi_reply,
2269 &ioc->manu_pg10);
2270 mpt2sas_config_get_bios_pg2(ioc, &mpi_reply, &ioc->bios_pg2);
2271 mpt2sas_config_get_bios_pg3(ioc, &mpi_reply, &ioc->bios_pg3);
2272 mpt2sas_config_get_ioc_pg8(ioc, &mpi_reply, &ioc->ioc_pg8);
2273 mpt2sas_config_get_iounit_pg0(ioc, &mpi_reply, &ioc->iounit_pg0);
2274 mpt2sas_config_get_iounit_pg1(ioc, &mpi_reply, &ioc->iounit_pg1);
2275 _base_display_ioc_capabilities(ioc);
2276
2277 /*
2278 * Enable task_set_full handling in iounit_pg1 when the
2279 * facts capabilities indicate that its supported.
2280 */
2281 iounit_pg1_flags = le32_to_cpu(ioc->iounit_pg1.Flags);
2282 if ((ioc->facts.IOCCapabilities &
2283 MPI2_IOCFACTS_CAPABILITY_TASK_SET_FULL_HANDLING))
2284 iounit_pg1_flags &=
2285 ~MPI2_IOUNITPAGE1_DISABLE_TASK_SET_FULL_HANDLING;
2286 else
2287 iounit_pg1_flags |=
2288 MPI2_IOUNITPAGE1_DISABLE_TASK_SET_FULL_HANDLING;
2289 ioc->iounit_pg1.Flags = cpu_to_le32(iounit_pg1_flags);
2290 mpt2sas_config_set_iounit_pg1(ioc, &mpi_reply, &ioc->iounit_pg1);
2291
2292 }
2293
2294 /**
2295 * _base_release_memory_pools - release memory
2296 * @ioc: per adapter object
2297 *
2298 * Free memory allocated from _base_allocate_memory_pools.
2299 *
2300 * Return nothing.
2301 */
2302 static void
2303 _base_release_memory_pools(struct MPT2SAS_ADAPTER *ioc)
2304 {
2305 int i;
2306
2307 dexitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
2308 __func__));
2309
2310 if (ioc->request) {
2311 pci_free_consistent(ioc->pdev, ioc->request_dma_sz,
2312 ioc->request, ioc->request_dma);
2313 dexitprintk(ioc, printk(MPT2SAS_INFO_FMT "request_pool(0x%p)"
2314 ": free\n", ioc->name, ioc->request));
2315 ioc->request = NULL;
2316 }
2317
2318 if (ioc->sense) {
2319 pci_pool_free(ioc->sense_dma_pool, ioc->sense, ioc->sense_dma);
2320 if (ioc->sense_dma_pool)
2321 pci_pool_destroy(ioc->sense_dma_pool);
2322 dexitprintk(ioc, printk(MPT2SAS_INFO_FMT "sense_pool(0x%p)"
2323 ": free\n", ioc->name, ioc->sense));
2324 ioc->sense = NULL;
2325 }
2326
2327 if (ioc->reply) {
2328 pci_pool_free(ioc->reply_dma_pool, ioc->reply, ioc->reply_dma);
2329 if (ioc->reply_dma_pool)
2330 pci_pool_destroy(ioc->reply_dma_pool);
2331 dexitprintk(ioc, printk(MPT2SAS_INFO_FMT "reply_pool(0x%p)"
2332 ": free\n", ioc->name, ioc->reply));
2333 ioc->reply = NULL;
2334 }
2335
2336 if (ioc->reply_free) {
2337 pci_pool_free(ioc->reply_free_dma_pool, ioc->reply_free,
2338 ioc->reply_free_dma);
2339 if (ioc->reply_free_dma_pool)
2340 pci_pool_destroy(ioc->reply_free_dma_pool);
2341 dexitprintk(ioc, printk(MPT2SAS_INFO_FMT "reply_free_pool"
2342 "(0x%p): free\n", ioc->name, ioc->reply_free));
2343 ioc->reply_free = NULL;
2344 }
2345
2346 if (ioc->reply_post_free) {
2347 pci_pool_free(ioc->reply_post_free_dma_pool,
2348 ioc->reply_post_free, ioc->reply_post_free_dma);
2349 if (ioc->reply_post_free_dma_pool)
2350 pci_pool_destroy(ioc->reply_post_free_dma_pool);
2351 dexitprintk(ioc, printk(MPT2SAS_INFO_FMT
2352 "reply_post_free_pool(0x%p): free\n", ioc->name,
2353 ioc->reply_post_free));
2354 ioc->reply_post_free = NULL;
2355 }
2356
2357 if (ioc->config_page) {
2358 dexitprintk(ioc, printk(MPT2SAS_INFO_FMT
2359 "config_page(0x%p): free\n", ioc->name,
2360 ioc->config_page));
2361 pci_free_consistent(ioc->pdev, ioc->config_page_sz,
2362 ioc->config_page, ioc->config_page_dma);
2363 }
2364
2365 if (ioc->scsi_lookup) {
2366 free_pages((ulong)ioc->scsi_lookup, ioc->scsi_lookup_pages);
2367 ioc->scsi_lookup = NULL;
2368 }
2369 kfree(ioc->hpr_lookup);
2370 kfree(ioc->internal_lookup);
2371 if (ioc->chain_lookup) {
2372 for (i = 0; i < ioc->chain_depth; i++) {
2373 if (ioc->chain_lookup[i].chain_buffer)
2374 pci_pool_free(ioc->chain_dma_pool,
2375 ioc->chain_lookup[i].chain_buffer,
2376 ioc->chain_lookup[i].chain_buffer_dma);
2377 }
2378 if (ioc->chain_dma_pool)
2379 pci_pool_destroy(ioc->chain_dma_pool);
2380 free_pages((ulong)ioc->chain_lookup, ioc->chain_pages);
2381 ioc->chain_lookup = NULL;
2382 }
2383 }
2384
2385
2386 /**
2387 * _base_allocate_memory_pools - allocate start of day memory pools
2388 * @ioc: per adapter object
2389 * @sleep_flag: CAN_SLEEP or NO_SLEEP
2390 *
2391 * Returns 0 success, anything else error
2392 */
2393 static int
2394 _base_allocate_memory_pools(struct MPT2SAS_ADAPTER *ioc, int sleep_flag)
2395 {
2396 struct mpt2sas_facts *facts;
2397 u16 max_sge_elements;
2398 u16 chains_needed_per_io;
2399 u32 sz, total_sz, reply_post_free_sz;
2400 u32 retry_sz;
2401 u16 max_request_credit;
2402 int i;
2403
2404 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
2405 __func__));
2406
2407 retry_sz = 0;
2408 facts = &ioc->facts;
2409
2410 /* command line tunables for max sgl entries */
2411 if (max_sgl_entries != -1) {
2412 ioc->shost->sg_tablesize = (max_sgl_entries <
2413 MPT2SAS_SG_DEPTH) ? max_sgl_entries :
2414 MPT2SAS_SG_DEPTH;
2415 } else {
2416 ioc->shost->sg_tablesize = MPT2SAS_SG_DEPTH;
2417 }
2418
2419 /* command line tunables for max controller queue depth */
2420 if (max_queue_depth != -1)
2421 max_request_credit = (max_queue_depth < facts->RequestCredit)
2422 ? max_queue_depth : facts->RequestCredit;
2423 else
2424 max_request_credit = min_t(u16, facts->RequestCredit,
2425 MAX_HBA_QUEUE_DEPTH);
2426
2427 ioc->hba_queue_depth = max_request_credit;
2428 ioc->hi_priority_depth = facts->HighPriorityCredit;
2429 ioc->internal_depth = ioc->hi_priority_depth + 5;
2430
2431 /* request frame size */
2432 ioc->request_sz = facts->IOCRequestFrameSize * 4;
2433
2434 /* reply frame size */
2435 ioc->reply_sz = facts->ReplyFrameSize * 4;
2436
2437 retry_allocation:
2438 total_sz = 0;
2439 /* calculate number of sg elements left over in the 1st frame */
2440 max_sge_elements = ioc->request_sz - ((sizeof(Mpi2SCSIIORequest_t) -
2441 sizeof(Mpi2SGEIOUnion_t)) + ioc->sge_size);
2442 ioc->max_sges_in_main_message = max_sge_elements/ioc->sge_size;
2443
2444 /* now do the same for a chain buffer */
2445 max_sge_elements = ioc->request_sz - ioc->sge_size;
2446 ioc->max_sges_in_chain_message = max_sge_elements/ioc->sge_size;
2447
2448 ioc->chain_offset_value_for_main_message =
2449 ((sizeof(Mpi2SCSIIORequest_t) - sizeof(Mpi2SGEIOUnion_t)) +
2450 (ioc->max_sges_in_chain_message * ioc->sge_size)) / 4;
2451
2452 /*
2453 * MPT2SAS_SG_DEPTH = CONFIG_FUSION_MAX_SGE
2454 */
2455 chains_needed_per_io = ((ioc->shost->sg_tablesize -
2456 ioc->max_sges_in_main_message)/ioc->max_sges_in_chain_message)
2457 + 1;
2458 if (chains_needed_per_io > facts->MaxChainDepth) {
2459 chains_needed_per_io = facts->MaxChainDepth;
2460 ioc->shost->sg_tablesize = min_t(u16,
2461 ioc->max_sges_in_main_message + (ioc->max_sges_in_chain_message
2462 * chains_needed_per_io), ioc->shost->sg_tablesize);
2463 }
2464 ioc->chains_needed_per_io = chains_needed_per_io;
2465
2466 /* reply free queue sizing - taking into account for 64 FW events */
2467 ioc->reply_free_queue_depth = ioc->hba_queue_depth + 64;
2468
2469 /* align the reply post queue on the next 16 count boundary */
2470 if (!ioc->reply_free_queue_depth % 16)
2471 ioc->reply_post_queue_depth = ioc->reply_free_queue_depth + 16;
2472 else
2473 ioc->reply_post_queue_depth = ioc->reply_free_queue_depth +
2474 32 - (ioc->reply_free_queue_depth % 16);
2475 if (ioc->reply_post_queue_depth >
2476 facts->MaxReplyDescriptorPostQueueDepth) {
2477 ioc->reply_post_queue_depth = min_t(u16,
2478 (facts->MaxReplyDescriptorPostQueueDepth -
2479 (facts->MaxReplyDescriptorPostQueueDepth % 16)),
2480 (ioc->hba_queue_depth - (ioc->hba_queue_depth % 16)));
2481 ioc->reply_free_queue_depth = ioc->reply_post_queue_depth - 16;
2482 ioc->hba_queue_depth = ioc->reply_free_queue_depth - 64;
2483 }
2484
2485
2486 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "scatter gather: "
2487 "sge_in_main_msg(%d), sge_per_chain(%d), sge_per_io(%d), "
2488 "chains_per_io(%d)\n", ioc->name, ioc->max_sges_in_main_message,
2489 ioc->max_sges_in_chain_message, ioc->shost->sg_tablesize,
2490 ioc->chains_needed_per_io));
2491
2492 ioc->scsiio_depth = ioc->hba_queue_depth -
2493 ioc->hi_priority_depth - ioc->internal_depth;
2494
2495 /* set the scsi host can_queue depth
2496 * with some internal commands that could be outstanding
2497 */
2498 ioc->shost->can_queue = ioc->scsiio_depth - (2);
2499 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "scsi host: "
2500 "can_queue depth (%d)\n", ioc->name, ioc->shost->can_queue));
2501
2502 /* contiguous pool for request and chains, 16 byte align, one extra "
2503 * "frame for smid=0
2504 */
2505 ioc->chain_depth = ioc->chains_needed_per_io * ioc->scsiio_depth;
2506 sz = ((ioc->scsiio_depth + 1) * ioc->request_sz);
2507
2508 /* hi-priority queue */
2509 sz += (ioc->hi_priority_depth * ioc->request_sz);
2510
2511 /* internal queue */
2512 sz += (ioc->internal_depth * ioc->request_sz);
2513
2514 ioc->request_dma_sz = sz;
2515 ioc->request = pci_alloc_consistent(ioc->pdev, sz, &ioc->request_dma);
2516 if (!ioc->request) {
2517 printk(MPT2SAS_ERR_FMT "request pool: pci_alloc_consistent "
2518 "failed: hba_depth(%d), chains_per_io(%d), frame_sz(%d), "
2519 "total(%d kB)\n", ioc->name, ioc->hba_queue_depth,
2520 ioc->chains_needed_per_io, ioc->request_sz, sz/1024);
2521 if (ioc->scsiio_depth < MPT2SAS_SAS_QUEUE_DEPTH)
2522 goto out;
2523 retry_sz += 64;
2524 ioc->hba_queue_depth = max_request_credit - retry_sz;
2525 goto retry_allocation;
2526 }
2527
2528 if (retry_sz)
2529 printk(MPT2SAS_ERR_FMT "request pool: pci_alloc_consistent "
2530 "succeed: hba_depth(%d), chains_per_io(%d), frame_sz(%d), "
2531 "total(%d kb)\n", ioc->name, ioc->hba_queue_depth,
2532 ioc->chains_needed_per_io, ioc->request_sz, sz/1024);
2533
2534
2535 /* hi-priority queue */
2536 ioc->hi_priority = ioc->request + ((ioc->scsiio_depth + 1) *
2537 ioc->request_sz);
2538 ioc->hi_priority_dma = ioc->request_dma + ((ioc->scsiio_depth + 1) *
2539 ioc->request_sz);
2540
2541 /* internal queue */
2542 ioc->internal = ioc->hi_priority + (ioc->hi_priority_depth *
2543 ioc->request_sz);
2544 ioc->internal_dma = ioc->hi_priority_dma + (ioc->hi_priority_depth *
2545 ioc->request_sz);
2546
2547
2548 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "request pool(0x%p): "
2549 "depth(%d), frame_size(%d), pool_size(%d kB)\n", ioc->name,
2550 ioc->request, ioc->hba_queue_depth, ioc->request_sz,
2551 (ioc->hba_queue_depth * ioc->request_sz)/1024));
2552 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "request pool: dma(0x%llx)\n",
2553 ioc->name, (unsigned long long) ioc->request_dma));
2554 total_sz += sz;
2555
2556 sz = ioc->scsiio_depth * sizeof(struct scsiio_tracker);
2557 ioc->scsi_lookup_pages = get_order(sz);
2558 ioc->scsi_lookup = (struct scsiio_tracker *)__get_free_pages(
2559 GFP_KERNEL, ioc->scsi_lookup_pages);
2560 if (!ioc->scsi_lookup) {
2561 printk(MPT2SAS_ERR_FMT "scsi_lookup: get_free_pages failed, "
2562 "sz(%d)\n", ioc->name, (int)sz);
2563 goto out;
2564 }
2565
2566 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "scsiio(0x%p): "
2567 "depth(%d)\n", ioc->name, ioc->request,
2568 ioc->scsiio_depth));
2569
2570 ioc->chain_depth = min_t(u32, ioc->chain_depth, MAX_CHAIN_DEPTH);
2571 sz = ioc->chain_depth * sizeof(struct chain_tracker);
2572 ioc->chain_pages = get_order(sz);
2573
2574 ioc->chain_lookup = (struct chain_tracker *)__get_free_pages(
2575 GFP_KERNEL, ioc->chain_pages);
2576 if (!ioc->chain_lookup) {
2577 printk(MPT2SAS_ERR_FMT "chain_lookup: get_free_pages failed, "
2578 "sz(%d)\n", ioc->name, (int)sz);
2579 goto out;
2580 }
2581 ioc->chain_dma_pool = pci_pool_create("chain pool", ioc->pdev,
2582 ioc->request_sz, 16, 0);
2583 if (!ioc->chain_dma_pool) {
2584 printk(MPT2SAS_ERR_FMT "chain_dma_pool: pci_pool_create "
2585 "failed\n", ioc->name);
2586 goto out;
2587 }
2588 for (i = 0; i < ioc->chain_depth; i++) {
2589 ioc->chain_lookup[i].chain_buffer = pci_pool_alloc(
2590 ioc->chain_dma_pool , GFP_KERNEL,
2591 &ioc->chain_lookup[i].chain_buffer_dma);
2592 if (!ioc->chain_lookup[i].chain_buffer) {
2593 ioc->chain_depth = i;
2594 goto chain_done;
2595 }
2596 total_sz += ioc->request_sz;
2597 }
2598 chain_done:
2599 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "chain pool depth"
2600 "(%d), frame_size(%d), pool_size(%d kB)\n", ioc->name,
2601 ioc->chain_depth, ioc->request_sz, ((ioc->chain_depth *
2602 ioc->request_sz))/1024));
2603
2604 /* initialize hi-priority queue smid's */
2605 ioc->hpr_lookup = kcalloc(ioc->hi_priority_depth,
2606 sizeof(struct request_tracker), GFP_KERNEL);
2607 if (!ioc->hpr_lookup) {
2608 printk(MPT2SAS_ERR_FMT "hpr_lookup: kcalloc failed\n",
2609 ioc->name);
2610 goto out;
2611 }
2612 ioc->hi_priority_smid = ioc->scsiio_depth + 1;
2613 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "hi_priority(0x%p): "
2614 "depth(%d), start smid(%d)\n", ioc->name, ioc->hi_priority,
2615 ioc->hi_priority_depth, ioc->hi_priority_smid));
2616
2617 /* initialize internal queue smid's */
2618 ioc->internal_lookup = kcalloc(ioc->internal_depth,
2619 sizeof(struct request_tracker), GFP_KERNEL);
2620 if (!ioc->internal_lookup) {
2621 printk(MPT2SAS_ERR_FMT "internal_lookup: kcalloc failed\n",
2622 ioc->name);
2623 goto out;
2624 }
2625 ioc->internal_smid = ioc->hi_priority_smid + ioc->hi_priority_depth;
2626 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "internal(0x%p): "
2627 "depth(%d), start smid(%d)\n", ioc->name, ioc->internal,
2628 ioc->internal_depth, ioc->internal_smid));
2629
2630 /* sense buffers, 4 byte align */
2631 sz = ioc->scsiio_depth * SCSI_SENSE_BUFFERSIZE;
2632 ioc->sense_dma_pool = pci_pool_create("sense pool", ioc->pdev, sz, 4,
2633 0);
2634 if (!ioc->sense_dma_pool) {
2635 printk(MPT2SAS_ERR_FMT "sense pool: pci_pool_create failed\n",
2636 ioc->name);
2637 goto out;
2638 }
2639 ioc->sense = pci_pool_alloc(ioc->sense_dma_pool , GFP_KERNEL,
2640 &ioc->sense_dma);
2641 if (!ioc->sense) {
2642 printk(MPT2SAS_ERR_FMT "sense pool: pci_pool_alloc failed\n",
2643 ioc->name);
2644 goto out;
2645 }
2646 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT
2647 "sense pool(0x%p): depth(%d), element_size(%d), pool_size"
2648 "(%d kB)\n", ioc->name, ioc->sense, ioc->scsiio_depth,
2649 SCSI_SENSE_BUFFERSIZE, sz/1024));
2650 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "sense_dma(0x%llx)\n",
2651 ioc->name, (unsigned long long)ioc->sense_dma));
2652 total_sz += sz;
2653
2654 /* reply pool, 4 byte align */
2655 sz = ioc->reply_free_queue_depth * ioc->reply_sz;
2656 ioc->reply_dma_pool = pci_pool_create("reply pool", ioc->pdev, sz, 4,
2657 0);
2658 if (!ioc->reply_dma_pool) {
2659 printk(MPT2SAS_ERR_FMT "reply pool: pci_pool_create failed\n",
2660 ioc->name);
2661 goto out;
2662 }
2663 ioc->reply = pci_pool_alloc(ioc->reply_dma_pool , GFP_KERNEL,
2664 &ioc->reply_dma);
2665 if (!ioc->reply) {
2666 printk(MPT2SAS_ERR_FMT "reply pool: pci_pool_alloc failed\n",
2667 ioc->name);
2668 goto out;
2669 }
2670 ioc->reply_dma_min_address = (u32)(ioc->reply_dma);
2671 ioc->reply_dma_max_address = (u32)(ioc->reply_dma) + sz;
2672 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "reply pool(0x%p): depth"
2673 "(%d), frame_size(%d), pool_size(%d kB)\n", ioc->name, ioc->reply,
2674 ioc->reply_free_queue_depth, ioc->reply_sz, sz/1024));
2675 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "reply_dma(0x%llx)\n",
2676 ioc->name, (unsigned long long)ioc->reply_dma));
2677 total_sz += sz;
2678
2679 /* reply free queue, 16 byte align */
2680 sz = ioc->reply_free_queue_depth * 4;
2681 ioc->reply_free_dma_pool = pci_pool_create("reply_free pool",
2682 ioc->pdev, sz, 16, 0);
2683 if (!ioc->reply_free_dma_pool) {
2684 printk(MPT2SAS_ERR_FMT "reply_free pool: pci_pool_create "
2685 "failed\n", ioc->name);
2686 goto out;
2687 }
2688 ioc->reply_free = pci_pool_alloc(ioc->reply_free_dma_pool , GFP_KERNEL,
2689 &ioc->reply_free_dma);
2690 if (!ioc->reply_free) {
2691 printk(MPT2SAS_ERR_FMT "reply_free pool: pci_pool_alloc "
2692 "failed\n", ioc->name);
2693 goto out;
2694 }
2695 memset(ioc->reply_free, 0, sz);
2696 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "reply_free pool(0x%p): "
2697 "depth(%d), element_size(%d), pool_size(%d kB)\n", ioc->name,
2698 ioc->reply_free, ioc->reply_free_queue_depth, 4, sz/1024));
2699 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "reply_free_dma"
2700 "(0x%llx)\n", ioc->name, (unsigned long long)ioc->reply_free_dma));
2701 total_sz += sz;
2702
2703 /* reply post queue, 16 byte align */
2704 reply_post_free_sz = ioc->reply_post_queue_depth *
2705 sizeof(Mpi2DefaultReplyDescriptor_t);
2706 if (_base_is_controller_msix_enabled(ioc))
2707 sz = reply_post_free_sz * ioc->reply_queue_count;
2708 else
2709 sz = reply_post_free_sz;
2710 ioc->reply_post_free_dma_pool = pci_pool_create("reply_post_free pool",
2711 ioc->pdev, sz, 16, 0);
2712 if (!ioc->reply_post_free_dma_pool) {
2713 printk(MPT2SAS_ERR_FMT "reply_post_free pool: pci_pool_create "
2714 "failed\n", ioc->name);
2715 goto out;
2716 }
2717 ioc->reply_post_free = pci_pool_alloc(ioc->reply_post_free_dma_pool ,
2718 GFP_KERNEL, &ioc->reply_post_free_dma);
2719 if (!ioc->reply_post_free) {
2720 printk(MPT2SAS_ERR_FMT "reply_post_free pool: pci_pool_alloc "
2721 "failed\n", ioc->name);
2722 goto out;
2723 }
2724 memset(ioc->reply_post_free, 0, sz);
2725 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "reply post free pool"
2726 "(0x%p): depth(%d), element_size(%d), pool_size(%d kB)\n",
2727 ioc->name, ioc->reply_post_free, ioc->reply_post_queue_depth, 8,
2728 sz/1024));
2729 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "reply_post_free_dma = "
2730 "(0x%llx)\n", ioc->name, (unsigned long long)
2731 ioc->reply_post_free_dma));
2732 total_sz += sz;
2733
2734 ioc->config_page_sz = 512;
2735 ioc->config_page = pci_alloc_consistent(ioc->pdev,
2736 ioc->config_page_sz, &ioc->config_page_dma);
2737 if (!ioc->config_page) {
2738 printk(MPT2SAS_ERR_FMT "config page: pci_pool_alloc "
2739 "failed\n", ioc->name);
2740 goto out;
2741 }
2742 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "config page(0x%p): size"
2743 "(%d)\n", ioc->name, ioc->config_page, ioc->config_page_sz));
2744 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "config_page_dma"
2745 "(0x%llx)\n", ioc->name, (unsigned long long)ioc->config_page_dma));
2746 total_sz += ioc->config_page_sz;
2747
2748 printk(MPT2SAS_INFO_FMT "Allocated physical memory: size(%d kB)\n",
2749 ioc->name, total_sz/1024);
2750 printk(MPT2SAS_INFO_FMT "Current Controller Queue Depth(%d), "
2751 "Max Controller Queue Depth(%d)\n",
2752 ioc->name, ioc->shost->can_queue, facts->RequestCredit);
2753 printk(MPT2SAS_INFO_FMT "Scatter Gather Elements per IO(%d)\n",
2754 ioc->name, ioc->shost->sg_tablesize);
2755 return 0;
2756
2757 out:
2758 return -ENOMEM;
2759 }
2760
2761
2762 /**
2763 * mpt2sas_base_get_iocstate - Get the current state of a MPT adapter.
2764 * @ioc: Pointer to MPT_ADAPTER structure
2765 * @cooked: Request raw or cooked IOC state
2766 *
2767 * Returns all IOC Doorbell register bits if cooked==0, else just the
2768 * Doorbell bits in MPI_IOC_STATE_MASK.
2769 */
2770 u32
2771 mpt2sas_base_get_iocstate(struct MPT2SAS_ADAPTER *ioc, int cooked)
2772 {
2773 u32 s, sc;
2774
2775 s = readl(&ioc->chip->Doorbell);
2776 sc = s & MPI2_IOC_STATE_MASK;
2777 return cooked ? sc : s;
2778 }
2779
2780 /**
2781 * _base_wait_on_iocstate - waiting on a particular ioc state
2782 * @ioc_state: controller state { READY, OPERATIONAL, or RESET }
2783 * @timeout: timeout in second
2784 * @sleep_flag: CAN_SLEEP or NO_SLEEP
2785 *
2786 * Returns 0 for success, non-zero for failure.
2787 */
2788 static int
2789 _base_wait_on_iocstate(struct MPT2SAS_ADAPTER *ioc, u32 ioc_state, int timeout,
2790 int sleep_flag)
2791 {
2792 u32 count, cntdn;
2793 u32 current_state;
2794
2795 count = 0;
2796 cntdn = (sleep_flag == CAN_SLEEP) ? 1000*timeout : 2000*timeout;
2797 do {
2798 current_state = mpt2sas_base_get_iocstate(ioc, 1);
2799 if (current_state == ioc_state)
2800 return 0;
2801 if (count && current_state == MPI2_IOC_STATE_FAULT)
2802 break;
2803 if (sleep_flag == CAN_SLEEP)
2804 msleep(1);
2805 else
2806 udelay(500);
2807 count++;
2808 } while (--cntdn);
2809
2810 return current_state;
2811 }
2812
2813 /**
2814 * _base_wait_for_doorbell_int - waiting for controller interrupt(generated by
2815 * a write to the doorbell)
2816 * @ioc: per adapter object
2817 * @timeout: timeout in second
2818 * @sleep_flag: CAN_SLEEP or NO_SLEEP
2819 *
2820 * Returns 0 for success, non-zero for failure.
2821 *
2822 * Notes: MPI2_HIS_IOC2SYS_DB_STATUS - set to one when IOC writes to doorbell.
2823 */
2824 static int
2825 _base_wait_for_doorbell_int(struct MPT2SAS_ADAPTER *ioc, int timeout,
2826 int sleep_flag)
2827 {
2828 u32 cntdn, count;
2829 u32 int_status;
2830
2831 count = 0;
2832 cntdn = (sleep_flag == CAN_SLEEP) ? 1000*timeout : 2000*timeout;
2833 do {
2834 int_status = readl(&ioc->chip->HostInterruptStatus);
2835 if (int_status & MPI2_HIS_IOC2SYS_DB_STATUS) {
2836 dhsprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: "
2837 "successful count(%d), timeout(%d)\n", ioc->name,
2838 __func__, count, timeout));
2839 return 0;
2840 }
2841 if (sleep_flag == CAN_SLEEP)
2842 msleep(1);
2843 else
2844 udelay(500);
2845 count++;
2846 } while (--cntdn);
2847
2848 printk(MPT2SAS_ERR_FMT "%s: failed due to timeout count(%d), "
2849 "int_status(%x)!\n", ioc->name, __func__, count, int_status);
2850 return -EFAULT;
2851 }
2852
2853 /**
2854 * _base_wait_for_doorbell_ack - waiting for controller to read the doorbell.
2855 * @ioc: per adapter object
2856 * @timeout: timeout in second
2857 * @sleep_flag: CAN_SLEEP or NO_SLEEP
2858 *
2859 * Returns 0 for success, non-zero for failure.
2860 *
2861 * Notes: MPI2_HIS_SYS2IOC_DB_STATUS - set to one when host writes to
2862 * doorbell.
2863 */
2864 static int
2865 _base_wait_for_doorbell_ack(struct MPT2SAS_ADAPTER *ioc, int timeout,
2866 int sleep_flag)
2867 {
2868 u32 cntdn, count;
2869 u32 int_status;
2870 u32 doorbell;
2871
2872 count = 0;
2873 cntdn = (sleep_flag == CAN_SLEEP) ? 1000*timeout : 2000*timeout;
2874 do {
2875 int_status = readl(&ioc->chip->HostInterruptStatus);
2876 if (!(int_status & MPI2_HIS_SYS2IOC_DB_STATUS)) {
2877 dhsprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: "
2878 "successful count(%d), timeout(%d)\n", ioc->name,
2879 __func__, count, timeout));
2880 return 0;
2881 } else if (int_status & MPI2_HIS_IOC2SYS_DB_STATUS) {
2882 doorbell = readl(&ioc->chip->Doorbell);
2883 if ((doorbell & MPI2_IOC_STATE_MASK) ==
2884 MPI2_IOC_STATE_FAULT) {
2885 mpt2sas_base_fault_info(ioc , doorbell);
2886 return -EFAULT;
2887 }
2888 } else if (int_status == 0xFFFFFFFF)
2889 goto out;
2890
2891 if (sleep_flag == CAN_SLEEP)
2892 msleep(1);
2893 else
2894 udelay(500);
2895 count++;
2896 } while (--cntdn);
2897
2898 out:
2899 printk(MPT2SAS_ERR_FMT "%s: failed due to timeout count(%d), "
2900 "int_status(%x)!\n", ioc->name, __func__, count, int_status);
2901 return -EFAULT;
2902 }
2903
2904 /**
2905 * _base_wait_for_doorbell_not_used - waiting for doorbell to not be in use
2906 * @ioc: per adapter object
2907 * @timeout: timeout in second
2908 * @sleep_flag: CAN_SLEEP or NO_SLEEP
2909 *
2910 * Returns 0 for success, non-zero for failure.
2911 *
2912 */
2913 static int
2914 _base_wait_for_doorbell_not_used(struct MPT2SAS_ADAPTER *ioc, int timeout,
2915 int sleep_flag)
2916 {
2917 u32 cntdn, count;
2918 u32 doorbell_reg;
2919
2920 count = 0;
2921 cntdn = (sleep_flag == CAN_SLEEP) ? 1000*timeout : 2000*timeout;
2922 do {
2923 doorbell_reg = readl(&ioc->chip->Doorbell);
2924 if (!(doorbell_reg & MPI2_DOORBELL_USED)) {
2925 dhsprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: "
2926 "successful count(%d), timeout(%d)\n", ioc->name,
2927 __func__, count, timeout));
2928 return 0;
2929 }
2930 if (sleep_flag == CAN_SLEEP)
2931 msleep(1);
2932 else
2933 udelay(500);
2934 count++;
2935 } while (--cntdn);
2936
2937 printk(MPT2SAS_ERR_FMT "%s: failed due to timeout count(%d), "
2938 "doorbell_reg(%x)!\n", ioc->name, __func__, count, doorbell_reg);
2939 return -EFAULT;
2940 }
2941
2942 /**
2943 * _base_send_ioc_reset - send doorbell reset
2944 * @ioc: per adapter object
2945 * @reset_type: currently only supports: MPI2_FUNCTION_IOC_MESSAGE_UNIT_RESET
2946 * @timeout: timeout in second
2947 * @sleep_flag: CAN_SLEEP or NO_SLEEP
2948 *
2949 * Returns 0 for success, non-zero for failure.
2950 */
2951 static int
2952 _base_send_ioc_reset(struct MPT2SAS_ADAPTER *ioc, u8 reset_type, int timeout,
2953 int sleep_flag)
2954 {
2955 u32 ioc_state;
2956 int r = 0;
2957
2958 if (reset_type != MPI2_FUNCTION_IOC_MESSAGE_UNIT_RESET) {
2959 printk(MPT2SAS_ERR_FMT "%s: unknown reset_type\n",
2960 ioc->name, __func__);
2961 return -EFAULT;
2962 }
2963
2964 if (!(ioc->facts.IOCCapabilities &
2965 MPI2_IOCFACTS_CAPABILITY_EVENT_REPLAY))
2966 return -EFAULT;
2967
2968 printk(MPT2SAS_INFO_FMT "sending message unit reset !!\n", ioc->name);
2969
2970 writel(reset_type << MPI2_DOORBELL_FUNCTION_SHIFT,
2971 &ioc->chip->Doorbell);
2972 if ((_base_wait_for_doorbell_ack(ioc, 15, sleep_flag))) {
2973 r = -EFAULT;
2974 goto out;
2975 }
2976 ioc_state = _base_wait_on_iocstate(ioc, MPI2_IOC_STATE_READY,
2977 timeout, sleep_flag);
2978 if (ioc_state) {
2979 printk(MPT2SAS_ERR_FMT "%s: failed going to ready state "
2980 " (ioc_state=0x%x)\n", ioc->name, __func__, ioc_state);
2981 r = -EFAULT;
2982 goto out;
2983 }
2984 out:
2985 printk(MPT2SAS_INFO_FMT "message unit reset: %s\n",
2986 ioc->name, ((r == 0) ? "SUCCESS" : "FAILED"));
2987 return r;
2988 }
2989
2990 /**
2991 * _base_handshake_req_reply_wait - send request thru doorbell interface
2992 * @ioc: per adapter object
2993 * @request_bytes: request length
2994 * @request: pointer having request payload
2995 * @reply_bytes: reply length
2996 * @reply: pointer to reply payload
2997 * @timeout: timeout in second
2998 * @sleep_flag: CAN_SLEEP or NO_SLEEP
2999 *
3000 * Returns 0 for success, non-zero for failure.
3001 */
3002 static int
3003 _base_handshake_req_reply_wait(struct MPT2SAS_ADAPTER *ioc, int request_bytes,
3004 u32 *request, int reply_bytes, u16 *reply, int timeout, int sleep_flag)
3005 {
3006 MPI2DefaultReply_t *default_reply = (MPI2DefaultReply_t *)reply;
3007 int i;
3008 u8 failed;
3009 u16 dummy;
3010 __le32 *mfp;
3011
3012 /* make sure doorbell is not in use */
3013 if ((readl(&ioc->chip->Doorbell) & MPI2_DOORBELL_USED)) {
3014 printk(MPT2SAS_ERR_FMT "doorbell is in use "
3015 " (line=%d)\n", ioc->name, __LINE__);
3016 return -EFAULT;
3017 }
3018
3019 /* clear pending doorbell interrupts from previous state changes */
3020 if (readl(&ioc->chip->HostInterruptStatus) &
3021 MPI2_HIS_IOC2SYS_DB_STATUS)
3022 writel(0, &ioc->chip->HostInterruptStatus);
3023
3024 /* send message to ioc */
3025 writel(((MPI2_FUNCTION_HANDSHAKE<<MPI2_DOORBELL_FUNCTION_SHIFT) |
3026 ((request_bytes/4)<<MPI2_DOORBELL_ADD_DWORDS_SHIFT)),
3027 &ioc->chip->Doorbell);
3028
3029 if ((_base_wait_for_doorbell_int(ioc, 5, NO_SLEEP))) {
3030 printk(MPT2SAS_ERR_FMT "doorbell handshake "
3031 "int failed (line=%d)\n", ioc->name, __LINE__);
3032 return -EFAULT;
3033 }
3034 writel(0, &ioc->chip->HostInterruptStatus);
3035
3036 if ((_base_wait_for_doorbell_ack(ioc, 5, sleep_flag))) {
3037 printk(MPT2SAS_ERR_FMT "doorbell handshake "
3038 "ack failed (line=%d)\n", ioc->name, __LINE__);
3039 return -EFAULT;
3040 }
3041
3042 /* send message 32-bits at a time */
3043 for (i = 0, failed = 0; i < request_bytes/4 && !failed; i++) {
3044 writel(cpu_to_le32(request[i]), &ioc->chip->Doorbell);
3045 if ((_base_wait_for_doorbell_ack(ioc, 5, sleep_flag)))
3046 failed = 1;
3047 }
3048
3049 if (failed) {
3050 printk(MPT2SAS_ERR_FMT "doorbell handshake "
3051 "sending request failed (line=%d)\n", ioc->name, __LINE__);
3052 return -EFAULT;
3053 }
3054
3055 /* now wait for the reply */
3056 if ((_base_wait_for_doorbell_int(ioc, timeout, sleep_flag))) {
3057 printk(MPT2SAS_ERR_FMT "doorbell handshake "
3058 "int failed (line=%d)\n", ioc->name, __LINE__);
3059 return -EFAULT;
3060 }
3061
3062 /* read the first two 16-bits, it gives the total length of the reply */
3063 reply[0] = le16_to_cpu(readl(&ioc->chip->Doorbell)
3064 & MPI2_DOORBELL_DATA_MASK);
3065 writel(0, &ioc->chip->HostInterruptStatus);
3066 if ((_base_wait_for_doorbell_int(ioc, 5, sleep_flag))) {
3067 printk(MPT2SAS_ERR_FMT "doorbell handshake "
3068 "int failed (line=%d)\n", ioc->name, __LINE__);
3069 return -EFAULT;
3070 }
3071 reply[1] = le16_to_cpu(readl(&ioc->chip->Doorbell)
3072 & MPI2_DOORBELL_DATA_MASK);
3073 writel(0, &ioc->chip->HostInterruptStatus);
3074
3075 for (i = 2; i < default_reply->MsgLength * 2; i++) {
3076 if ((_base_wait_for_doorbell_int(ioc, 5, sleep_flag))) {
3077 printk(MPT2SAS_ERR_FMT "doorbell "
3078 "handshake int failed (line=%d)\n", ioc->name,
3079 __LINE__);
3080 return -EFAULT;
3081 }
3082 if (i >= reply_bytes/2) /* overflow case */
3083 dummy = readl(&ioc->chip->Doorbell);
3084 else
3085 reply[i] = le16_to_cpu(readl(&ioc->chip->Doorbell)
3086 & MPI2_DOORBELL_DATA_MASK);
3087 writel(0, &ioc->chip->HostInterruptStatus);
3088 }
3089
3090 _base_wait_for_doorbell_int(ioc, 5, sleep_flag);
3091 if (_base_wait_for_doorbell_not_used(ioc, 5, sleep_flag) != 0) {
3092 dhsprintk(ioc, printk(MPT2SAS_INFO_FMT "doorbell is in use "
3093 " (line=%d)\n", ioc->name, __LINE__));
3094 }
3095 writel(0, &ioc->chip->HostInterruptStatus);
3096
3097 if (ioc->logging_level & MPT_DEBUG_INIT) {
3098 mfp = (__le32 *)reply;
3099 printk(KERN_INFO "\toffset:data\n");
3100 for (i = 0; i < reply_bytes/4; i++)
3101 printk(KERN_INFO "\t[0x%02x]:%08x\n", i*4,
3102 le32_to_cpu(mfp[i]));
3103 }
3104 return 0;
3105 }
3106
3107 /**
3108 * mpt2sas_base_sas_iounit_control - send sas iounit control to FW
3109 * @ioc: per adapter object
3110 * @mpi_reply: the reply payload from FW
3111 * @mpi_request: the request payload sent to FW
3112 *
3113 * The SAS IO Unit Control Request message allows the host to perform low-level
3114 * operations, such as resets on the PHYs of the IO Unit, also allows the host
3115 * to obtain the IOC assigned device handles for a device if it has other
3116 * identifying information about the device, in addition allows the host to
3117 * remove IOC resources associated with the device.
3118 *
3119 * Returns 0 for success, non-zero for failure.
3120 */
3121 int
3122 mpt2sas_base_sas_iounit_control(struct MPT2SAS_ADAPTER *ioc,
3123 Mpi2SasIoUnitControlReply_t *mpi_reply,
3124 Mpi2SasIoUnitControlRequest_t *mpi_request)
3125 {
3126 u16 smid;
3127 u32 ioc_state;
3128 unsigned long timeleft;
3129 u8 issue_reset;
3130 int rc;
3131 void *request;
3132 u16 wait_state_count;
3133
3134 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
3135 __func__));
3136
3137 mutex_lock(&ioc->base_cmds.mutex);
3138
3139 if (ioc->base_cmds.status != MPT2_CMD_NOT_USED) {
3140 printk(MPT2SAS_ERR_FMT "%s: base_cmd in use\n",
3141 ioc->name, __func__);
3142 rc = -EAGAIN;
3143 goto out;
3144 }
3145
3146 wait_state_count = 0;
3147 ioc_state = mpt2sas_base_get_iocstate(ioc, 1);
3148 while (ioc_state != MPI2_IOC_STATE_OPERATIONAL) {
3149 if (wait_state_count++ == 10) {
3150 printk(MPT2SAS_ERR_FMT
3151 "%s: failed due to ioc not operational\n",
3152 ioc->name, __func__);
3153 rc = -EFAULT;
3154 goto out;
3155 }
3156 ssleep(1);
3157 ioc_state = mpt2sas_base_get_iocstate(ioc, 1);
3158 printk(MPT2SAS_INFO_FMT "%s: waiting for "
3159 "operational state(count=%d)\n", ioc->name,
3160 __func__, wait_state_count);
3161 }
3162
3163 smid = mpt2sas_base_get_smid(ioc, ioc->base_cb_idx);
3164 if (!smid) {
3165 printk(MPT2SAS_ERR_FMT "%s: failed obtaining a smid\n",
3166 ioc->name, __func__);
3167 rc = -EAGAIN;
3168 goto out;
3169 }
3170
3171 rc = 0;
3172 ioc->base_cmds.status = MPT2_CMD_PENDING;
3173 request = mpt2sas_base_get_msg_frame(ioc, smid);
3174 ioc->base_cmds.smid = smid;
3175 memcpy(request, mpi_request, sizeof(Mpi2SasIoUnitControlRequest_t));
3176 if (mpi_request->Operation == MPI2_SAS_OP_PHY_HARD_RESET ||
3177 mpi_request->Operation == MPI2_SAS_OP_PHY_LINK_RESET)
3178 ioc->ioc_link_reset_in_progress = 1;
3179 init_completion(&ioc->base_cmds.done);
3180 mpt2sas_base_put_smid_default(ioc, smid);
3181 timeleft = wait_for_completion_timeout(&ioc->base_cmds.done,
3182 msecs_to_jiffies(10000));
3183 if ((mpi_request->Operation == MPI2_SAS_OP_PHY_HARD_RESET ||
3184 mpi_request->Operation == MPI2_SAS_OP_PHY_LINK_RESET) &&
3185 ioc->ioc_link_reset_in_progress)
3186 ioc->ioc_link_reset_in_progress = 0;
3187 if (!(ioc->base_cmds.status & MPT2_CMD_COMPLETE)) {
3188 printk(MPT2SAS_ERR_FMT "%s: timeout\n",
3189 ioc->name, __func__);
3190 _debug_dump_mf(mpi_request,
3191 sizeof(Mpi2SasIoUnitControlRequest_t)/4);
3192 if (!(ioc->base_cmds.status & MPT2_CMD_RESET))
3193 issue_reset = 1;
3194 goto issue_host_reset;
3195 }
3196 if (ioc->base_cmds.status & MPT2_CMD_REPLY_VALID)
3197 memcpy(mpi_reply, ioc->base_cmds.reply,
3198 sizeof(Mpi2SasIoUnitControlReply_t));
3199 else
3200 memset(mpi_reply, 0, sizeof(Mpi2SasIoUnitControlReply_t));
3201 ioc->base_cmds.status = MPT2_CMD_NOT_USED;
3202 goto out;
3203
3204 issue_host_reset:
3205 if (issue_reset)
3206 mpt2sas_base_hard_reset_handler(ioc, CAN_SLEEP,
3207 FORCE_BIG_HAMMER);
3208 ioc->base_cmds.status = MPT2_CMD_NOT_USED;
3209 rc = -EFAULT;
3210 out:
3211 mutex_unlock(&ioc->base_cmds.mutex);
3212 return rc;
3213 }
3214
3215
3216 /**
3217 * mpt2sas_base_scsi_enclosure_processor - sending request to sep device
3218 * @ioc: per adapter object
3219 * @mpi_reply: the reply payload from FW
3220 * @mpi_request: the request payload sent to FW
3221 *
3222 * The SCSI Enclosure Processor request message causes the IOC to
3223 * communicate with SES devices to control LED status signals.
3224 *
3225 * Returns 0 for success, non-zero for failure.
3226 */
3227 int
3228 mpt2sas_base_scsi_enclosure_processor(struct MPT2SAS_ADAPTER *ioc,
3229 Mpi2SepReply_t *mpi_reply, Mpi2SepRequest_t *mpi_request)
3230 {
3231 u16 smid;
3232 u32 ioc_state;
3233 unsigned long timeleft;
3234 u8 issue_reset;
3235 int rc;
3236 void *request;
3237 u16 wait_state_count;
3238
3239 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
3240 __func__));
3241
3242 mutex_lock(&ioc->base_cmds.mutex);
3243
3244 if (ioc->base_cmds.status != MPT2_CMD_NOT_USED) {
3245 printk(MPT2SAS_ERR_FMT "%s: base_cmd in use\n",
3246 ioc->name, __func__);
3247 rc = -EAGAIN;
3248 goto out;
3249 }
3250
3251 wait_state_count = 0;
3252 ioc_state = mpt2sas_base_get_iocstate(ioc, 1);
3253 while (ioc_state != MPI2_IOC_STATE_OPERATIONAL) {
3254 if (wait_state_count++ == 10) {
3255 printk(MPT2SAS_ERR_FMT
3256 "%s: failed due to ioc not operational\n",
3257 ioc->name, __func__);
3258 rc = -EFAULT;
3259 goto out;
3260 }
3261 ssleep(1);
3262 ioc_state = mpt2sas_base_get_iocstate(ioc, 1);
3263 printk(MPT2SAS_INFO_FMT "%s: waiting for "
3264 "operational state(count=%d)\n", ioc->name,
3265 __func__, wait_state_count);
3266 }
3267
3268 smid = mpt2sas_base_get_smid(ioc, ioc->base_cb_idx);
3269 if (!smid) {
3270 printk(MPT2SAS_ERR_FMT "%s: failed obtaining a smid\n",
3271 ioc->name, __func__);
3272 rc = -EAGAIN;
3273 goto out;
3274 }
3275
3276 rc = 0;
3277 ioc->base_cmds.status = MPT2_CMD_PENDING;
3278 request = mpt2sas_base_get_msg_frame(ioc, smid);
3279 ioc->base_cmds.smid = smid;
3280 memcpy(request, mpi_request, sizeof(Mpi2SepReply_t));
3281 init_completion(&ioc->base_cmds.done);
3282 mpt2sas_base_put_smid_default(ioc, smid);
3283 timeleft = wait_for_completion_timeout(&ioc->base_cmds.done,
3284 msecs_to_jiffies(10000));
3285 if (!(ioc->base_cmds.status & MPT2_CMD_COMPLETE)) {
3286 printk(MPT2SAS_ERR_FMT "%s: timeout\n",
3287 ioc->name, __func__);
3288 _debug_dump_mf(mpi_request,
3289 sizeof(Mpi2SepRequest_t)/4);
3290 if (!(ioc->base_cmds.status & MPT2_CMD_RESET))
3291 issue_reset = 1;
3292 goto issue_host_reset;
3293 }
3294 if (ioc->base_cmds.status & MPT2_CMD_REPLY_VALID)
3295 memcpy(mpi_reply, ioc->base_cmds.reply,
3296 sizeof(Mpi2SepReply_t));
3297 else
3298 memset(mpi_reply, 0, sizeof(Mpi2SepReply_t));
3299 ioc->base_cmds.status = MPT2_CMD_NOT_USED;
3300 goto out;
3301
3302 issue_host_reset:
3303 if (issue_reset)
3304 mpt2sas_base_hard_reset_handler(ioc, CAN_SLEEP,
3305 FORCE_BIG_HAMMER);
3306 ioc->base_cmds.status = MPT2_CMD_NOT_USED;
3307 rc = -EFAULT;
3308 out:
3309 mutex_unlock(&ioc->base_cmds.mutex);
3310 return rc;
3311 }
3312
3313 /**
3314 * _base_get_port_facts - obtain port facts reply and save in ioc
3315 * @ioc: per adapter object
3316 * @sleep_flag: CAN_SLEEP or NO_SLEEP
3317 *
3318 * Returns 0 for success, non-zero for failure.
3319 */
3320 static int
3321 _base_get_port_facts(struct MPT2SAS_ADAPTER *ioc, int port, int sleep_flag)
3322 {
3323 Mpi2PortFactsRequest_t mpi_request;
3324 Mpi2PortFactsReply_t mpi_reply;
3325 struct mpt2sas_port_facts *pfacts;
3326 int mpi_reply_sz, mpi_request_sz, r;
3327
3328 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
3329 __func__));
3330
3331 mpi_reply_sz = sizeof(Mpi2PortFactsReply_t);
3332 mpi_request_sz = sizeof(Mpi2PortFactsRequest_t);
3333 memset(&mpi_request, 0, mpi_request_sz);
3334 mpi_request.Function = MPI2_FUNCTION_PORT_FACTS;
3335 mpi_request.PortNumber = port;
3336 r = _base_handshake_req_reply_wait(ioc, mpi_request_sz,
3337 (u32 *)&mpi_request, mpi_reply_sz, (u16 *)&mpi_reply, 5, CAN_SLEEP);
3338
3339 if (r != 0) {
3340 printk(MPT2SAS_ERR_FMT "%s: handshake failed (r=%d)\n",
3341 ioc->name, __func__, r);
3342 return r;
3343 }
3344
3345 pfacts = &ioc->pfacts[port];
3346 memset(pfacts, 0, sizeof(Mpi2PortFactsReply_t));
3347 pfacts->PortNumber = mpi_reply.PortNumber;
3348 pfacts->VP_ID = mpi_reply.VP_ID;
3349 pfacts->VF_ID = mpi_reply.VF_ID;
3350 pfacts->MaxPostedCmdBuffers =
3351 le16_to_cpu(mpi_reply.MaxPostedCmdBuffers);
3352
3353 return 0;
3354 }
3355
3356 /**
3357 * _base_get_ioc_facts - obtain ioc facts reply and save in ioc
3358 * @ioc: per adapter object
3359 * @sleep_flag: CAN_SLEEP or NO_SLEEP
3360 *
3361 * Returns 0 for success, non-zero for failure.
3362 */
3363 static int
3364 _base_get_ioc_facts(struct MPT2SAS_ADAPTER *ioc, int sleep_flag)
3365 {
3366 Mpi2IOCFactsRequest_t mpi_request;
3367 Mpi2IOCFactsReply_t mpi_reply;
3368 struct mpt2sas_facts *facts;
3369 int mpi_reply_sz, mpi_request_sz, r;
3370
3371 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
3372 __func__));
3373
3374 mpi_reply_sz = sizeof(Mpi2IOCFactsReply_t);
3375 mpi_request_sz = sizeof(Mpi2IOCFactsRequest_t);
3376 memset(&mpi_request, 0, mpi_request_sz);
3377 mpi_request.Function = MPI2_FUNCTION_IOC_FACTS;
3378 r = _base_handshake_req_reply_wait(ioc, mpi_request_sz,
3379 (u32 *)&mpi_request, mpi_reply_sz, (u16 *)&mpi_reply, 5, CAN_SLEEP);
3380
3381 if (r != 0) {
3382 printk(MPT2SAS_ERR_FMT "%s: handshake failed (r=%d)\n",
3383 ioc->name, __func__, r);
3384 return r;
3385 }
3386
3387 facts = &ioc->facts;
3388 memset(facts, 0, sizeof(Mpi2IOCFactsReply_t));
3389 facts->MsgVersion = le16_to_cpu(mpi_reply.MsgVersion);
3390 facts->HeaderVersion = le16_to_cpu(mpi_reply.HeaderVersion);
3391 facts->VP_ID = mpi_reply.VP_ID;
3392 facts->VF_ID = mpi_reply.VF_ID;
3393 facts->IOCExceptions = le16_to_cpu(mpi_reply.IOCExceptions);
3394 facts->MaxChainDepth = mpi_reply.MaxChainDepth;
3395 facts->WhoInit = mpi_reply.WhoInit;
3396 facts->NumberOfPorts = mpi_reply.NumberOfPorts;
3397 facts->MaxMSIxVectors = mpi_reply.MaxMSIxVectors;
3398 facts->RequestCredit = le16_to_cpu(mpi_reply.RequestCredit);
3399 facts->MaxReplyDescriptorPostQueueDepth =
3400 le16_to_cpu(mpi_reply.MaxReplyDescriptorPostQueueDepth);
3401 facts->ProductID = le16_to_cpu(mpi_reply.ProductID);
3402 facts->IOCCapabilities = le32_to_cpu(mpi_reply.IOCCapabilities);
3403 if ((facts->IOCCapabilities & MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID))
3404 ioc->ir_firmware = 1;
3405 facts->FWVersion.Word = le32_to_cpu(mpi_reply.FWVersion.Word);
3406 facts->IOCRequestFrameSize =
3407 le16_to_cpu(mpi_reply.IOCRequestFrameSize);
3408 facts->MaxInitiators = le16_to_cpu(mpi_reply.MaxInitiators);
3409 facts->MaxTargets = le16_to_cpu(mpi_reply.MaxTargets);
3410 ioc->shost->max_id = -1;
3411 facts->MaxSasExpanders = le16_to_cpu(mpi_reply.MaxSasExpanders);
3412 facts->MaxEnclosures = le16_to_cpu(mpi_reply.MaxEnclosures);
3413 facts->ProtocolFlags = le16_to_cpu(mpi_reply.ProtocolFlags);
3414 facts->HighPriorityCredit =
3415 le16_to_cpu(mpi_reply.HighPriorityCredit);
3416 facts->ReplyFrameSize = mpi_reply.ReplyFrameSize;
3417 facts->MaxDevHandle = le16_to_cpu(mpi_reply.MaxDevHandle);
3418
3419 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "hba queue depth(%d), "
3420 "max chains per io(%d)\n", ioc->name, facts->RequestCredit,
3421 facts->MaxChainDepth));
3422 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "request frame size(%d), "
3423 "reply frame size(%d)\n", ioc->name,
3424 facts->IOCRequestFrameSize * 4, facts->ReplyFrameSize * 4));
3425 return 0;
3426 }
3427
3428 /**
3429 * _base_send_ioc_init - send ioc_init to firmware
3430 * @ioc: per adapter object
3431 * @sleep_flag: CAN_SLEEP or NO_SLEEP
3432 *
3433 * Returns 0 for success, non-zero for failure.
3434 */
3435 static int
3436 _base_send_ioc_init(struct MPT2SAS_ADAPTER *ioc, int sleep_flag)
3437 {
3438 Mpi2IOCInitRequest_t mpi_request;
3439 Mpi2IOCInitReply_t mpi_reply;
3440 int r;
3441 struct timeval current_time;
3442 u16 ioc_status;
3443
3444 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
3445 __func__));
3446
3447 memset(&mpi_request, 0, sizeof(Mpi2IOCInitRequest_t));
3448 mpi_request.Function = MPI2_FUNCTION_IOC_INIT;
3449 mpi_request.WhoInit = MPI2_WHOINIT_HOST_DRIVER;
3450 mpi_request.VF_ID = 0; /* TODO */
3451 mpi_request.VP_ID = 0;
3452 mpi_request.MsgVersion = cpu_to_le16(MPI2_VERSION);
3453 mpi_request.HeaderVersion = cpu_to_le16(MPI2_HEADER_VERSION);
3454
3455 if (_base_is_controller_msix_enabled(ioc))
3456 mpi_request.HostMSIxVectors = ioc->reply_queue_count;
3457 mpi_request.SystemRequestFrameSize = cpu_to_le16(ioc->request_sz/4);
3458 mpi_request.ReplyDescriptorPostQueueDepth =
3459 cpu_to_le16(ioc->reply_post_queue_depth);
3460 mpi_request.ReplyFreeQueueDepth =
3461 cpu_to_le16(ioc->reply_free_queue_depth);
3462
3463 mpi_request.SenseBufferAddressHigh =
3464 cpu_to_le32((u64)ioc->sense_dma >> 32);
3465 mpi_request.SystemReplyAddressHigh =
3466 cpu_to_le32((u64)ioc->reply_dma >> 32);
3467 mpi_request.SystemRequestFrameBaseAddress =
3468 cpu_to_le64((u64)ioc->request_dma);
3469 mpi_request.ReplyFreeQueueAddress =
3470 cpu_to_le64((u64)ioc->reply_free_dma);
3471 mpi_request.ReplyDescriptorPostQueueAddress =
3472 cpu_to_le64((u64)ioc->reply_post_free_dma);
3473
3474
3475 /* This time stamp specifies number of milliseconds
3476 * since epoch ~ midnight January 1, 1970.
3477 */
3478 do_gettimeofday(&current_time);
3479 mpi_request.TimeStamp = cpu_to_le64((u64)current_time.tv_sec * 1000 +
3480 (current_time.tv_usec / 1000));
3481
3482 if (ioc->logging_level & MPT_DEBUG_INIT) {
3483 __le32 *mfp;
3484 int i;
3485
3486 mfp = (__le32 *)&mpi_request;
3487 printk(KERN_INFO "\toffset:data\n");
3488 for (i = 0; i < sizeof(Mpi2IOCInitRequest_t)/4; i++)
3489 printk(KERN_INFO "\t[0x%02x]:%08x\n", i*4,
3490 le32_to_cpu(mfp[i]));
3491 }
3492
3493 r = _base_handshake_req_reply_wait(ioc,
3494 sizeof(Mpi2IOCInitRequest_t), (u32 *)&mpi_request,
3495 sizeof(Mpi2IOCInitReply_t), (u16 *)&mpi_reply, 10,
3496 sleep_flag);
3497
3498 if (r != 0) {
3499 printk(MPT2SAS_ERR_FMT "%s: handshake failed (r=%d)\n",
3500 ioc->name, __func__, r);
3501 return r;
3502 }
3503
3504 ioc_status = le16_to_cpu(mpi_reply.IOCStatus) & MPI2_IOCSTATUS_MASK;
3505 if (ioc_status != MPI2_IOCSTATUS_SUCCESS ||
3506 mpi_reply.IOCLogInfo) {
3507 printk(MPT2SAS_ERR_FMT "%s: failed\n", ioc->name, __func__);
3508 r = -EIO;
3509 }
3510
3511 return 0;
3512 }
3513
3514 /**
3515 * mpt2sas_port_enable_done - command completion routine for port enable
3516 * @ioc: per adapter object
3517 * @smid: system request message index
3518 * @msix_index: MSIX table index supplied by the OS
3519 * @reply: reply message frame(lower 32bit addr)
3520 *
3521 * Return 1 meaning mf should be freed from _base_interrupt
3522 * 0 means the mf is freed from this function.
3523 */
3524 u8
3525 mpt2sas_port_enable_done(struct MPT2SAS_ADAPTER *ioc, u16 smid, u8 msix_index,
3526 u32 reply)
3527 {
3528 MPI2DefaultReply_t *mpi_reply;
3529 u16 ioc_status;
3530
3531 mpi_reply = mpt2sas_base_get_reply_virt_addr(ioc, reply);
3532 if (mpi_reply && mpi_reply->Function == MPI2_FUNCTION_EVENT_ACK)
3533 return 1;
3534
3535 if (ioc->port_enable_cmds.status == MPT2_CMD_NOT_USED)
3536 return 1;
3537
3538 ioc->port_enable_cmds.status |= MPT2_CMD_COMPLETE;
3539 if (mpi_reply) {
3540 ioc->port_enable_cmds.status |= MPT2_CMD_REPLY_VALID;
3541 memcpy(ioc->port_enable_cmds.reply, mpi_reply,
3542 mpi_reply->MsgLength*4);
3543 }
3544 ioc->port_enable_cmds.status &= ~MPT2_CMD_PENDING;
3545
3546 ioc_status = le16_to_cpu(mpi_reply->IOCStatus) & MPI2_IOCSTATUS_MASK;
3547
3548 if (ioc_status != MPI2_IOCSTATUS_SUCCESS)
3549 ioc->port_enable_failed = 1;
3550
3551 if (ioc->is_driver_loading) {
3552 if (ioc_status == MPI2_IOCSTATUS_SUCCESS) {
3553 mpt2sas_port_enable_complete(ioc);
3554 return 1;
3555 } else {
3556 ioc->start_scan_failed = ioc_status;
3557 ioc->start_scan = 0;
3558 return 1;
3559 }
3560 }
3561 complete(&ioc->port_enable_cmds.done);
3562 return 1;
3563 }
3564
3565
3566 /**
3567 * _base_send_port_enable - send port_enable(discovery stuff) to firmware
3568 * @ioc: per adapter object
3569 * @sleep_flag: CAN_SLEEP or NO_SLEEP
3570 *
3571 * Returns 0 for success, non-zero for failure.
3572 */
3573 static int
3574 _base_send_port_enable(struct MPT2SAS_ADAPTER *ioc, int sleep_flag)
3575 {
3576 Mpi2PortEnableRequest_t *mpi_request;
3577 Mpi2PortEnableReply_t *mpi_reply;
3578 unsigned long timeleft;
3579 int r = 0;
3580 u16 smid;
3581 u16 ioc_status;
3582
3583 printk(MPT2SAS_INFO_FMT "sending port enable !!\n", ioc->name);
3584
3585 if (ioc->port_enable_cmds.status & MPT2_CMD_PENDING) {
3586 printk(MPT2SAS_ERR_FMT "%s: internal command already in use\n",
3587 ioc->name, __func__);
3588 return -EAGAIN;
3589 }
3590
3591 smid = mpt2sas_base_get_smid(ioc, ioc->port_enable_cb_idx);
3592 if (!smid) {
3593 printk(MPT2SAS_ERR_FMT "%s: failed obtaining a smid\n",
3594 ioc->name, __func__);
3595 return -EAGAIN;
3596 }
3597
3598 ioc->port_enable_cmds.status = MPT2_CMD_PENDING;
3599 mpi_request = mpt2sas_base_get_msg_frame(ioc, smid);
3600 ioc->port_enable_cmds.smid = smid;
3601 memset(mpi_request, 0, sizeof(Mpi2PortEnableRequest_t));
3602 mpi_request->Function = MPI2_FUNCTION_PORT_ENABLE;
3603
3604 init_completion(&ioc->port_enable_cmds.done);
3605 mpt2sas_base_put_smid_default(ioc, smid);
3606 timeleft = wait_for_completion_timeout(&ioc->port_enable_cmds.done,
3607 300*HZ);
3608 if (!(ioc->port_enable_cmds.status & MPT2_CMD_COMPLETE)) {
3609 printk(MPT2SAS_ERR_FMT "%s: timeout\n",
3610 ioc->name, __func__);
3611 _debug_dump_mf(mpi_request,
3612 sizeof(Mpi2PortEnableRequest_t)/4);
3613 if (ioc->port_enable_cmds.status & MPT2_CMD_RESET)
3614 r = -EFAULT;
3615 else
3616 r = -ETIME;
3617 goto out;
3618 }
3619 mpi_reply = ioc->port_enable_cmds.reply;
3620
3621 ioc_status = le16_to_cpu(mpi_reply->IOCStatus) & MPI2_IOCSTATUS_MASK;
3622 if (ioc_status != MPI2_IOCSTATUS_SUCCESS) {
3623 printk(MPT2SAS_ERR_FMT "%s: failed with (ioc_status=0x%08x)\n",
3624 ioc->name, __func__, ioc_status);
3625 r = -EFAULT;
3626 goto out;
3627 }
3628 out:
3629 ioc->port_enable_cmds.status = MPT2_CMD_NOT_USED;
3630 printk(MPT2SAS_INFO_FMT "port enable: %s\n", ioc->name, ((r == 0) ?
3631 "SUCCESS" : "FAILED"));
3632 return r;
3633 }
3634
3635 /**
3636 * mpt2sas_port_enable - initiate firmware discovery (don't wait for reply)
3637 * @ioc: per adapter object
3638 *
3639 * Returns 0 for success, non-zero for failure.
3640 */
3641 int
3642 mpt2sas_port_enable(struct MPT2SAS_ADAPTER *ioc)
3643 {
3644 Mpi2PortEnableRequest_t *mpi_request;
3645 u16 smid;
3646
3647 printk(MPT2SAS_INFO_FMT "sending port enable !!\n", ioc->name);
3648
3649 if (ioc->port_enable_cmds.status & MPT2_CMD_PENDING) {
3650 printk(MPT2SAS_ERR_FMT "%s: internal command already in use\n",
3651 ioc->name, __func__);
3652 return -EAGAIN;
3653 }
3654
3655 smid = mpt2sas_base_get_smid(ioc, ioc->port_enable_cb_idx);
3656 if (!smid) {
3657 printk(MPT2SAS_ERR_FMT "%s: failed obtaining a smid\n",
3658 ioc->name, __func__);
3659 return -EAGAIN;
3660 }
3661
3662 ioc->port_enable_cmds.status = MPT2_CMD_PENDING;
3663 mpi_request = mpt2sas_base_get_msg_frame(ioc, smid);
3664 ioc->port_enable_cmds.smid = smid;
3665 memset(mpi_request, 0, sizeof(Mpi2PortEnableRequest_t));
3666 mpi_request->Function = MPI2_FUNCTION_PORT_ENABLE;
3667
3668 mpt2sas_base_put_smid_default(ioc, smid);
3669 return 0;
3670 }
3671
3672 /**
3673 * _base_determine_wait_on_discovery - desposition
3674 * @ioc: per adapter object
3675 *
3676 * Decide whether to wait on discovery to complete. Used to either
3677 * locate boot device, or report volumes ahead of physical devices.
3678 *
3679 * Returns 1 for wait, 0 for don't wait
3680 */
3681 static int
3682 _base_determine_wait_on_discovery(struct MPT2SAS_ADAPTER *ioc)
3683 {
3684 /* We wait for discovery to complete if IR firmware is loaded.
3685 * The sas topology events arrive before PD events, so we need time to
3686 * turn on the bit in ioc->pd_handles to indicate PD
3687 * Also, it maybe required to report Volumes ahead of physical
3688 * devices when MPI2_IOCPAGE8_IRFLAGS_LOW_VOLUME_MAPPING is set.
3689 */
3690 if (ioc->ir_firmware)
3691 return 1;
3692
3693 /* if no Bios, then we don't need to wait */
3694 if (!ioc->bios_pg3.BiosVersion)
3695 return 0;
3696
3697 /* Bios is present, then we drop down here.
3698 *
3699 * If there any entries in the Bios Page 2, then we wait
3700 * for discovery to complete.
3701 */
3702
3703 /* Current Boot Device */
3704 if ((ioc->bios_pg2.CurrentBootDeviceForm &
3705 MPI2_BIOSPAGE2_FORM_MASK) ==
3706 MPI2_BIOSPAGE2_FORM_NO_DEVICE_SPECIFIED &&
3707 /* Request Boot Device */
3708 (ioc->bios_pg2.ReqBootDeviceForm &
3709 MPI2_BIOSPAGE2_FORM_MASK) ==
3710 MPI2_BIOSPAGE2_FORM_NO_DEVICE_SPECIFIED &&
3711 /* Alternate Request Boot Device */
3712 (ioc->bios_pg2.ReqAltBootDeviceForm &
3713 MPI2_BIOSPAGE2_FORM_MASK) ==
3714 MPI2_BIOSPAGE2_FORM_NO_DEVICE_SPECIFIED)
3715 return 0;
3716
3717 return 1;
3718 }
3719
3720
3721 /**
3722 * _base_unmask_events - turn on notification for this event
3723 * @ioc: per adapter object
3724 * @event: firmware event
3725 *
3726 * The mask is stored in ioc->event_masks.
3727 */
3728 static void
3729 _base_unmask_events(struct MPT2SAS_ADAPTER *ioc, u16 event)
3730 {
3731 u32 desired_event;
3732
3733 if (event >= 128)
3734 return;
3735
3736 desired_event = (1 << (event % 32));
3737
3738 if (event < 32)
3739 ioc->event_masks[0] &= ~desired_event;
3740 else if (event < 64)
3741 ioc->event_masks[1] &= ~desired_event;
3742 else if (event < 96)
3743 ioc->event_masks[2] &= ~desired_event;
3744 else if (event < 128)
3745 ioc->event_masks[3] &= ~desired_event;
3746 }
3747
3748 /**
3749 * _base_event_notification - send event notification
3750 * @ioc: per adapter object
3751 * @sleep_flag: CAN_SLEEP or NO_SLEEP
3752 *
3753 * Returns 0 for success, non-zero for failure.
3754 */
3755 static int
3756 _base_event_notification(struct MPT2SAS_ADAPTER *ioc, int sleep_flag)
3757 {
3758 Mpi2EventNotificationRequest_t *mpi_request;
3759 unsigned long timeleft;
3760 u16 smid;
3761 int r = 0;
3762 int i;
3763
3764 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
3765 __func__));
3766
3767 if (ioc->base_cmds.status & MPT2_CMD_PENDING) {
3768 printk(MPT2SAS_ERR_FMT "%s: internal command already in use\n",
3769 ioc->name, __func__);
3770 return -EAGAIN;
3771 }
3772
3773 smid = mpt2sas_base_get_smid(ioc, ioc->base_cb_idx);
3774 if (!smid) {
3775 printk(MPT2SAS_ERR_FMT "%s: failed obtaining a smid\n",
3776 ioc->name, __func__);
3777 return -EAGAIN;
3778 }
3779 ioc->base_cmds.status = MPT2_CMD_PENDING;
3780 mpi_request = mpt2sas_base_get_msg_frame(ioc, smid);
3781 ioc->base_cmds.smid = smid;
3782 memset(mpi_request, 0, sizeof(Mpi2EventNotificationRequest_t));
3783 mpi_request->Function = MPI2_FUNCTION_EVENT_NOTIFICATION;
3784 mpi_request->VF_ID = 0; /* TODO */
3785 mpi_request->VP_ID = 0;
3786 for (i = 0; i < MPI2_EVENT_NOTIFY_EVENTMASK_WORDS; i++)
3787 mpi_request->EventMasks[i] =
3788 cpu_to_le32(ioc->event_masks[i]);
3789 init_completion(&ioc->base_cmds.done);
3790 mpt2sas_base_put_smid_default(ioc, smid);
3791 timeleft = wait_for_completion_timeout(&ioc->base_cmds.done, 30*HZ);
3792 if (!(ioc->base_cmds.status & MPT2_CMD_COMPLETE)) {
3793 printk(MPT2SAS_ERR_FMT "%s: timeout\n",
3794 ioc->name, __func__);
3795 _debug_dump_mf(mpi_request,
3796 sizeof(Mpi2EventNotificationRequest_t)/4);
3797 if (ioc->base_cmds.status & MPT2_CMD_RESET)
3798 r = -EFAULT;
3799 else
3800 r = -ETIME;
3801 } else
3802 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: complete\n",
3803 ioc->name, __func__));
3804 ioc->base_cmds.status = MPT2_CMD_NOT_USED;
3805 return r;
3806 }
3807
3808 /**
3809 * mpt2sas_base_validate_event_type - validating event types
3810 * @ioc: per adapter object
3811 * @event: firmware event
3812 *
3813 * This will turn on firmware event notification when application
3814 * ask for that event. We don't mask events that are already enabled.
3815 */
3816 void
3817 mpt2sas_base_validate_event_type(struct MPT2SAS_ADAPTER *ioc, u32 *event_type)
3818 {
3819 int i, j;
3820 u32 event_mask, desired_event;
3821 u8 send_update_to_fw;
3822
3823 for (i = 0, send_update_to_fw = 0; i <
3824 MPI2_EVENT_NOTIFY_EVENTMASK_WORDS; i++) {
3825 event_mask = ~event_type[i];
3826 desired_event = 1;
3827 for (j = 0; j < 32; j++) {
3828 if (!(event_mask & desired_event) &&
3829 (ioc->event_masks[i] & desired_event)) {
3830 ioc->event_masks[i] &= ~desired_event;
3831 send_update_to_fw = 1;
3832 }
3833 desired_event = (desired_event << 1);
3834 }
3835 }
3836
3837 if (!send_update_to_fw)
3838 return;
3839
3840 mutex_lock(&ioc->base_cmds.mutex);
3841 _base_event_notification(ioc, CAN_SLEEP);
3842 mutex_unlock(&ioc->base_cmds.mutex);
3843 }
3844
3845 /**
3846 * _base_diag_reset - the "big hammer" start of day reset
3847 * @ioc: per adapter object
3848 * @sleep_flag: CAN_SLEEP or NO_SLEEP
3849 *
3850 * Returns 0 for success, non-zero for failure.
3851 */
3852 static int
3853 _base_diag_reset(struct MPT2SAS_ADAPTER *ioc, int sleep_flag)
3854 {
3855 u32 host_diagnostic;
3856 u32 ioc_state;
3857 u32 count;
3858 u32 hcb_size;
3859
3860 printk(MPT2SAS_INFO_FMT "sending diag reset !!\n", ioc->name);
3861 drsprintk(ioc, printk(MPT2SAS_INFO_FMT "clear interrupts\n",
3862 ioc->name));
3863
3864 count = 0;
3865 do {
3866 /* Write magic sequence to WriteSequence register
3867 * Loop until in diagnostic mode
3868 */
3869 drsprintk(ioc, printk(MPT2SAS_INFO_FMT "write magic "
3870 "sequence\n", ioc->name));
3871 writel(MPI2_WRSEQ_FLUSH_KEY_VALUE, &ioc->chip->WriteSequence);
3872 writel(MPI2_WRSEQ_1ST_KEY_VALUE, &ioc->chip->WriteSequence);
3873 writel(MPI2_WRSEQ_2ND_KEY_VALUE, &ioc->chip->WriteSequence);
3874 writel(MPI2_WRSEQ_3RD_KEY_VALUE, &ioc->chip->WriteSequence);
3875 writel(MPI2_WRSEQ_4TH_KEY_VALUE, &ioc->chip->WriteSequence);
3876 writel(MPI2_WRSEQ_5TH_KEY_VALUE, &ioc->chip->WriteSequence);
3877 writel(MPI2_WRSEQ_6TH_KEY_VALUE, &ioc->chip->WriteSequence);
3878
3879 /* wait 100 msec */
3880 if (sleep_flag == CAN_SLEEP)
3881 msleep(100);
3882 else
3883 mdelay(100);
3884
3885 if (count++ > 20)
3886 goto out;
3887
3888 host_diagnostic = readl(&ioc->chip->HostDiagnostic);
3889 drsprintk(ioc, printk(MPT2SAS_INFO_FMT "wrote magic "
3890 "sequence: count(%d), host_diagnostic(0x%08x)\n",
3891 ioc->name, count, host_diagnostic));
3892
3893 } while ((host_diagnostic & MPI2_DIAG_DIAG_WRITE_ENABLE) == 0);
3894
3895 hcb_size = readl(&ioc->chip->HCBSize);
3896
3897 drsprintk(ioc, printk(MPT2SAS_INFO_FMT "diag reset: issued\n",
3898 ioc->name));
3899 writel(host_diagnostic | MPI2_DIAG_RESET_ADAPTER,
3900 &ioc->chip->HostDiagnostic);
3901
3902 /* don't access any registers for 50 milliseconds */
3903 msleep(50);
3904
3905 /* 300 second max wait */
3906 for (count = 0; count < 3000000 ; count++) {
3907
3908 host_diagnostic = readl(&ioc->chip->HostDiagnostic);
3909
3910 if (host_diagnostic == 0xFFFFFFFF)
3911 goto out;
3912 if (!(host_diagnostic & MPI2_DIAG_RESET_ADAPTER))
3913 break;
3914
3915 /* wait 100 msec */
3916 if (sleep_flag == CAN_SLEEP)
3917 msleep(1);
3918 else
3919 mdelay(1);
3920 }
3921
3922 if (host_diagnostic & MPI2_DIAG_HCB_MODE) {
3923
3924 drsprintk(ioc, printk(MPT2SAS_INFO_FMT "restart the adapter "
3925 "assuming the HCB Address points to good F/W\n",
3926 ioc->name));
3927 host_diagnostic &= ~MPI2_DIAG_BOOT_DEVICE_SELECT_MASK;
3928 host_diagnostic |= MPI2_DIAG_BOOT_DEVICE_SELECT_HCDW;
3929 writel(host_diagnostic, &ioc->chip->HostDiagnostic);
3930
3931 drsprintk(ioc, printk(MPT2SAS_INFO_FMT
3932 "re-enable the HCDW\n", ioc->name));
3933 writel(hcb_size | MPI2_HCB_SIZE_HCB_ENABLE,
3934 &ioc->chip->HCBSize);
3935 }
3936
3937 drsprintk(ioc, printk(MPT2SAS_INFO_FMT "restart the adapter\n",
3938 ioc->name));
3939 writel(host_diagnostic & ~MPI2_DIAG_HOLD_IOC_RESET,
3940 &ioc->chip->HostDiagnostic);
3941
3942 drsprintk(ioc, printk(MPT2SAS_INFO_FMT "disable writes to the "
3943 "diagnostic register\n", ioc->name));
3944 writel(MPI2_WRSEQ_FLUSH_KEY_VALUE, &ioc->chip->WriteSequence);
3945
3946 drsprintk(ioc, printk(MPT2SAS_INFO_FMT "Wait for FW to go to the "
3947 "READY state\n", ioc->name));
3948 ioc_state = _base_wait_on_iocstate(ioc, MPI2_IOC_STATE_READY, 20,
3949 sleep_flag);
3950 if (ioc_state) {
3951 printk(MPT2SAS_ERR_FMT "%s: failed going to ready state "
3952 " (ioc_state=0x%x)\n", ioc->name, __func__, ioc_state);
3953 goto out;
3954 }
3955
3956 printk(MPT2SAS_INFO_FMT "diag reset: SUCCESS\n", ioc->name);
3957 return 0;
3958
3959 out:
3960 printk(MPT2SAS_ERR_FMT "diag reset: FAILED\n", ioc->name);
3961 return -EFAULT;
3962 }
3963
3964 /**
3965 * _base_make_ioc_ready - put controller in READY state
3966 * @ioc: per adapter object
3967 * @sleep_flag: CAN_SLEEP or NO_SLEEP
3968 * @type: FORCE_BIG_HAMMER or SOFT_RESET
3969 *
3970 * Returns 0 for success, non-zero for failure.
3971 */
3972 static int
3973 _base_make_ioc_ready(struct MPT2SAS_ADAPTER *ioc, int sleep_flag,
3974 enum reset_type type)
3975 {
3976 u32 ioc_state;
3977 int rc;
3978
3979 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
3980 __func__));
3981
3982 if (ioc->pci_error_recovery)
3983 return 0;
3984
3985 ioc_state = mpt2sas_base_get_iocstate(ioc, 0);
3986 dhsprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: ioc_state(0x%08x)\n",
3987 ioc->name, __func__, ioc_state));
3988
3989 if ((ioc_state & MPI2_IOC_STATE_MASK) == MPI2_IOC_STATE_READY)
3990 return 0;
3991
3992 if (ioc_state & MPI2_DOORBELL_USED) {
3993 dhsprintk(ioc, printk(MPT2SAS_INFO_FMT "unexpected doorbell "
3994 "active!\n", ioc->name));
3995 goto issue_diag_reset;
3996 }
3997
3998 if ((ioc_state & MPI2_IOC_STATE_MASK) == MPI2_IOC_STATE_FAULT) {
3999 mpt2sas_base_fault_info(ioc, ioc_state &
4000 MPI2_DOORBELL_DATA_MASK);
4001 goto issue_diag_reset;
4002 }
4003
4004 if (type == FORCE_BIG_HAMMER)
4005 goto issue_diag_reset;
4006
4007 if ((ioc_state & MPI2_IOC_STATE_MASK) == MPI2_IOC_STATE_OPERATIONAL)
4008 if (!(_base_send_ioc_reset(ioc,
4009 MPI2_FUNCTION_IOC_MESSAGE_UNIT_RESET, 15, CAN_SLEEP))) {
4010 ioc->ioc_reset_count++;
4011 return 0;
4012 }
4013
4014 issue_diag_reset:
4015 rc = _base_diag_reset(ioc, CAN_SLEEP);
4016 ioc->ioc_reset_count++;
4017 return rc;
4018 }
4019
4020 /**
4021 * _base_make_ioc_operational - put controller in OPERATIONAL state
4022 * @ioc: per adapter object
4023 * @sleep_flag: CAN_SLEEP or NO_SLEEP
4024 *
4025 * Returns 0 for success, non-zero for failure.
4026 */
4027 static int
4028 _base_make_ioc_operational(struct MPT2SAS_ADAPTER *ioc, int sleep_flag)
4029 {
4030 int r, i;
4031 unsigned long flags;
4032 u32 reply_address;
4033 u16 smid;
4034 struct _tr_list *delayed_tr, *delayed_tr_next;
4035 u8 hide_flag;
4036 struct adapter_reply_queue *reply_q;
4037 long reply_post_free;
4038 u32 reply_post_free_sz;
4039
4040 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
4041 __func__));
4042
4043 /* clean the delayed target reset list */
4044 list_for_each_entry_safe(delayed_tr, delayed_tr_next,
4045 &ioc->delayed_tr_list, list) {
4046 list_del(&delayed_tr->list);
4047 kfree(delayed_tr);
4048 }
4049
4050 list_for_each_entry_safe(delayed_tr, delayed_tr_next,
4051 &ioc->delayed_tr_volume_list, list) {
4052 list_del(&delayed_tr->list);
4053 kfree(delayed_tr);
4054 }
4055
4056 /* initialize the scsi lookup free list */
4057 spin_lock_irqsave(&ioc->scsi_lookup_lock, flags);
4058 INIT_LIST_HEAD(&ioc->free_list);
4059 smid = 1;
4060 for (i = 0; i < ioc->scsiio_depth; i++, smid++) {
4061 INIT_LIST_HEAD(&ioc->scsi_lookup[i].chain_list);
4062 ioc->scsi_lookup[i].cb_idx = 0xFF;
4063 ioc->scsi_lookup[i].smid = smid;
4064 ioc->scsi_lookup[i].scmd = NULL;
4065 ioc->scsi_lookup[i].direct_io = 0;
4066 list_add_tail(&ioc->scsi_lookup[i].tracker_list,
4067 &ioc->free_list);
4068 }
4069
4070 /* hi-priority queue */
4071 INIT_LIST_HEAD(&ioc->hpr_free_list);
4072 smid = ioc->hi_priority_smid;
4073 for (i = 0; i < ioc->hi_priority_depth; i++, smid++) {
4074 ioc->hpr_lookup[i].cb_idx = 0xFF;
4075 ioc->hpr_lookup[i].smid = smid;
4076 list_add_tail(&ioc->hpr_lookup[i].tracker_list,
4077 &ioc->hpr_free_list);
4078 }
4079
4080 /* internal queue */
4081 INIT_LIST_HEAD(&ioc->internal_free_list);
4082 smid = ioc->internal_smid;
4083 for (i = 0; i < ioc->internal_depth; i++, smid++) {
4084 ioc->internal_lookup[i].cb_idx = 0xFF;
4085 ioc->internal_lookup[i].smid = smid;
4086 list_add_tail(&ioc->internal_lookup[i].tracker_list,
4087 &ioc->internal_free_list);
4088 }
4089
4090 /* chain pool */
4091 INIT_LIST_HEAD(&ioc->free_chain_list);
4092 for (i = 0; i < ioc->chain_depth; i++)
4093 list_add_tail(&ioc->chain_lookup[i].tracker_list,
4094 &ioc->free_chain_list);
4095
4096 spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
4097
4098 /* initialize Reply Free Queue */
4099 for (i = 0, reply_address = (u32)ioc->reply_dma ;
4100 i < ioc->reply_free_queue_depth ; i++, reply_address +=
4101 ioc->reply_sz)
4102 ioc->reply_free[i] = cpu_to_le32(reply_address);
4103
4104 /* initialize reply queues */
4105 if (ioc->is_driver_loading)
4106 _base_assign_reply_queues(ioc);
4107
4108 /* initialize Reply Post Free Queue */
4109 reply_post_free = (long)ioc->reply_post_free;
4110 reply_post_free_sz = ioc->reply_post_queue_depth *
4111 sizeof(Mpi2DefaultReplyDescriptor_t);
4112 list_for_each_entry(reply_q, &ioc->reply_queue_list, list) {
4113 reply_q->reply_post_host_index = 0;
4114 reply_q->reply_post_free = (Mpi2ReplyDescriptorsUnion_t *)
4115 reply_post_free;
4116 for (i = 0; i < ioc->reply_post_queue_depth; i++)
4117 reply_q->reply_post_free[i].Words =
4118 cpu_to_le64(ULLONG_MAX);
4119 if (!_base_is_controller_msix_enabled(ioc))
4120 goto skip_init_reply_post_free_queue;
4121 reply_post_free += reply_post_free_sz;
4122 }
4123 skip_init_reply_post_free_queue:
4124
4125 r = _base_send_ioc_init(ioc, sleep_flag);
4126 if (r)
4127 return r;
4128
4129 /* initialize reply free host index */
4130 ioc->reply_free_host_index = ioc->reply_free_queue_depth - 1;
4131 writel(ioc->reply_free_host_index, &ioc->chip->ReplyFreeHostIndex);
4132
4133 /* initialize reply post host index */
4134 list_for_each_entry(reply_q, &ioc->reply_queue_list, list) {
4135 writel(reply_q->msix_index << MPI2_RPHI_MSIX_INDEX_SHIFT,
4136 &ioc->chip->ReplyPostHostIndex);
4137 if (!_base_is_controller_msix_enabled(ioc))
4138 goto skip_init_reply_post_host_index;
4139 }
4140
4141 skip_init_reply_post_host_index:
4142
4143 _base_unmask_interrupts(ioc);
4144
4145 r = _base_event_notification(ioc, sleep_flag);
4146 if (r)
4147 return r;
4148
4149 if (sleep_flag == CAN_SLEEP)
4150 _base_static_config_pages(ioc);
4151
4152
4153 if (ioc->is_driver_loading) {
4154 if (ioc->is_warpdrive && ioc->manu_pg10.OEMIdentifier
4155 == 0x80) {
4156 hide_flag = (u8) (ioc->manu_pg10.OEMSpecificFlags0 &
4157 MFG_PAGE10_HIDE_SSDS_MASK);
4158 if (hide_flag != MFG_PAGE10_HIDE_SSDS_MASK)
4159 ioc->mfg_pg10_hide_flag = hide_flag;
4160 }
4161 ioc->wait_for_discovery_to_complete =
4162 _base_determine_wait_on_discovery(ioc);
4163 return r; /* scan_start and scan_finished support */
4164 }
4165 r = _base_send_port_enable(ioc, sleep_flag);
4166 if (r)
4167 return r;
4168
4169 return r;
4170 }
4171
4172 /**
4173 * mpt2sas_base_free_resources - free resources controller resources (io/irq/memap)
4174 * @ioc: per adapter object
4175 *
4176 * Return nothing.
4177 */
4178 void
4179 mpt2sas_base_free_resources(struct MPT2SAS_ADAPTER *ioc)
4180 {
4181 struct pci_dev *pdev = ioc->pdev;
4182
4183 dexitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
4184 __func__));
4185
4186 _base_mask_interrupts(ioc);
4187 ioc->shost_recovery = 1;
4188 _base_make_ioc_ready(ioc, CAN_SLEEP, SOFT_RESET);
4189 ioc->shost_recovery = 0;
4190 _base_free_irq(ioc);
4191 _base_disable_msix(ioc);
4192 if (ioc->chip_phys)
4193 iounmap(ioc->chip);
4194 ioc->chip_phys = 0;
4195 pci_release_selected_regions(ioc->pdev, ioc->bars);
4196 pci_disable_pcie_error_reporting(pdev);
4197 pci_disable_device(pdev);
4198 return;
4199 }
4200
4201 /**
4202 * mpt2sas_base_attach - attach controller instance
4203 * @ioc: per adapter object
4204 *
4205 * Returns 0 for success, non-zero for failure.
4206 */
4207 int
4208 mpt2sas_base_attach(struct MPT2SAS_ADAPTER *ioc)
4209 {
4210 int r, i;
4211 int cpu_id, last_cpu_id = 0;
4212
4213 dinitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
4214 __func__));
4215
4216 /* setup cpu_msix_table */
4217 ioc->cpu_count = num_online_cpus();
4218 for_each_online_cpu(cpu_id)
4219 last_cpu_id = cpu_id;
4220 ioc->cpu_msix_table_sz = last_cpu_id + 1;
4221 ioc->cpu_msix_table = kzalloc(ioc->cpu_msix_table_sz, GFP_KERNEL);
4222 ioc->reply_queue_count = 1;
4223 if (!ioc->cpu_msix_table) {
4224 dfailprintk(ioc, printk(MPT2SAS_INFO_FMT "allocation for "
4225 "cpu_msix_table failed!!!\n", ioc->name));
4226 r = -ENOMEM;
4227 goto out_free_resources;
4228 }
4229
4230 if (ioc->is_warpdrive) {
4231 ioc->reply_post_host_index = kcalloc(ioc->cpu_msix_table_sz,
4232 sizeof(resource_size_t *), GFP_KERNEL);
4233 if (!ioc->reply_post_host_index) {
4234 dfailprintk(ioc, printk(MPT2SAS_INFO_FMT "allocation "
4235 "for cpu_msix_table failed!!!\n", ioc->name));
4236 r = -ENOMEM;
4237 goto out_free_resources;
4238 }
4239 }
4240
4241 r = mpt2sas_base_map_resources(ioc);
4242 if (r)
4243 goto out_free_resources;
4244
4245 if (ioc->is_warpdrive) {
4246 ioc->reply_post_host_index[0] =
4247 (resource_size_t *)&ioc->chip->ReplyPostHostIndex;
4248
4249 for (i = 1; i < ioc->cpu_msix_table_sz; i++)
4250 ioc->reply_post_host_index[i] = (resource_size_t *)
4251 ((u8 *)&ioc->chip->Doorbell + (0x4000 + ((i - 1)
4252 * 4)));
4253 }
4254
4255 pci_set_drvdata(ioc->pdev, ioc->shost);
4256 r = _base_get_ioc_facts(ioc, CAN_SLEEP);
4257 if (r)
4258 goto out_free_resources;
4259
4260 r = _base_make_ioc_ready(ioc, CAN_SLEEP, SOFT_RESET);
4261 if (r)
4262 goto out_free_resources;
4263
4264 ioc->pfacts = kcalloc(ioc->facts.NumberOfPorts,
4265 sizeof(Mpi2PortFactsReply_t), GFP_KERNEL);
4266 if (!ioc->pfacts) {
4267 r = -ENOMEM;
4268 goto out_free_resources;
4269 }
4270
4271 for (i = 0 ; i < ioc->facts.NumberOfPorts; i++) {
4272 r = _base_get_port_facts(ioc, i, CAN_SLEEP);
4273 if (r)
4274 goto out_free_resources;
4275 }
4276
4277 r = _base_allocate_memory_pools(ioc, CAN_SLEEP);
4278 if (r)
4279 goto out_free_resources;
4280
4281 init_waitqueue_head(&ioc->reset_wq);
4282
4283 /* allocate memory pd handle bitmask list */
4284 ioc->pd_handles_sz = (ioc->facts.MaxDevHandle / 8);
4285 if (ioc->facts.MaxDevHandle % 8)
4286 ioc->pd_handles_sz++;
4287 ioc->pd_handles = kzalloc(ioc->pd_handles_sz,
4288 GFP_KERNEL);
4289 if (!ioc->pd_handles) {
4290 r = -ENOMEM;
4291 goto out_free_resources;
4292 }
4293
4294 ioc->fwfault_debug = mpt2sas_fwfault_debug;
4295
4296 /* base internal command bits */
4297 mutex_init(&ioc->base_cmds.mutex);
4298 ioc->base_cmds.reply = kzalloc(ioc->reply_sz, GFP_KERNEL);
4299 ioc->base_cmds.status = MPT2_CMD_NOT_USED;
4300
4301 /* port_enable command bits */
4302 ioc->port_enable_cmds.reply = kzalloc(ioc->reply_sz, GFP_KERNEL);
4303 ioc->port_enable_cmds.status = MPT2_CMD_NOT_USED;
4304
4305 /* transport internal command bits */
4306 ioc->transport_cmds.reply = kzalloc(ioc->reply_sz, GFP_KERNEL);
4307 ioc->transport_cmds.status = MPT2_CMD_NOT_USED;
4308 mutex_init(&ioc->transport_cmds.mutex);
4309
4310 /* scsih internal command bits */
4311 ioc->scsih_cmds.reply = kzalloc(ioc->reply_sz, GFP_KERNEL);
4312 ioc->scsih_cmds.status = MPT2_CMD_NOT_USED;
4313 mutex_init(&ioc->scsih_cmds.mutex);
4314
4315 /* task management internal command bits */
4316 ioc->tm_cmds.reply = kzalloc(ioc->reply_sz, GFP_KERNEL);
4317 ioc->tm_cmds.status = MPT2_CMD_NOT_USED;
4318 mutex_init(&ioc->tm_cmds.mutex);
4319
4320 /* config page internal command bits */
4321 ioc->config_cmds.reply = kzalloc(ioc->reply_sz, GFP_KERNEL);
4322 ioc->config_cmds.status = MPT2_CMD_NOT_USED;
4323 mutex_init(&ioc->config_cmds.mutex);
4324
4325 /* ctl module internal command bits */
4326 ioc->ctl_cmds.reply = kzalloc(ioc->reply_sz, GFP_KERNEL);
4327 ioc->ctl_cmds.sense = kzalloc(SCSI_SENSE_BUFFERSIZE, GFP_KERNEL);
4328 ioc->ctl_cmds.status = MPT2_CMD_NOT_USED;
4329 mutex_init(&ioc->ctl_cmds.mutex);
4330
4331 if (!ioc->base_cmds.reply || !ioc->transport_cmds.reply ||
4332 !ioc->scsih_cmds.reply || !ioc->tm_cmds.reply ||
4333 !ioc->config_cmds.reply || !ioc->ctl_cmds.reply ||
4334 !ioc->ctl_cmds.sense) {
4335 r = -ENOMEM;
4336 goto out_free_resources;
4337 }
4338
4339 if (!ioc->base_cmds.reply || !ioc->transport_cmds.reply ||
4340 !ioc->scsih_cmds.reply || !ioc->tm_cmds.reply ||
4341 !ioc->config_cmds.reply || !ioc->ctl_cmds.reply) {
4342 r = -ENOMEM;
4343 goto out_free_resources;
4344 }
4345
4346 for (i = 0; i < MPI2_EVENT_NOTIFY_EVENTMASK_WORDS; i++)
4347 ioc->event_masks[i] = -1;
4348
4349 /* here we enable the events we care about */
4350 _base_unmask_events(ioc, MPI2_EVENT_SAS_DISCOVERY);
4351 _base_unmask_events(ioc, MPI2_EVENT_SAS_BROADCAST_PRIMITIVE);
4352 _base_unmask_events(ioc, MPI2_EVENT_SAS_TOPOLOGY_CHANGE_LIST);
4353 _base_unmask_events(ioc, MPI2_EVENT_SAS_DEVICE_STATUS_CHANGE);
4354 _base_unmask_events(ioc, MPI2_EVENT_SAS_ENCL_DEVICE_STATUS_CHANGE);
4355 _base_unmask_events(ioc, MPI2_EVENT_IR_CONFIGURATION_CHANGE_LIST);
4356 _base_unmask_events(ioc, MPI2_EVENT_IR_VOLUME);
4357 _base_unmask_events(ioc, MPI2_EVENT_IR_PHYSICAL_DISK);
4358 _base_unmask_events(ioc, MPI2_EVENT_IR_OPERATION_STATUS);
4359 _base_unmask_events(ioc, MPI2_EVENT_LOG_ENTRY_ADDED);
4360 r = _base_make_ioc_operational(ioc, CAN_SLEEP);
4361 if (r)
4362 goto out_free_resources;
4363
4364 if (missing_delay[0] != -1 && missing_delay[1] != -1)
4365 _base_update_missing_delay(ioc, missing_delay[0],
4366 missing_delay[1]);
4367
4368 return 0;
4369
4370 out_free_resources:
4371
4372 ioc->remove_host = 1;
4373 mpt2sas_base_free_resources(ioc);
4374 _base_release_memory_pools(ioc);
4375 pci_set_drvdata(ioc->pdev, NULL);
4376 kfree(ioc->cpu_msix_table);
4377 if (ioc->is_warpdrive)
4378 kfree(ioc->reply_post_host_index);
4379 kfree(ioc->pd_handles);
4380 kfree(ioc->tm_cmds.reply);
4381 kfree(ioc->transport_cmds.reply);
4382 kfree(ioc->scsih_cmds.reply);
4383 kfree(ioc->config_cmds.reply);
4384 kfree(ioc->base_cmds.reply);
4385 kfree(ioc->port_enable_cmds.reply);
4386 kfree(ioc->ctl_cmds.reply);
4387 kfree(ioc->ctl_cmds.sense);
4388 kfree(ioc->pfacts);
4389 ioc->ctl_cmds.reply = NULL;
4390 ioc->base_cmds.reply = NULL;
4391 ioc->tm_cmds.reply = NULL;
4392 ioc->scsih_cmds.reply = NULL;
4393 ioc->transport_cmds.reply = NULL;
4394 ioc->config_cmds.reply = NULL;
4395 ioc->pfacts = NULL;
4396 return r;
4397 }
4398
4399
4400 /**
4401 * mpt2sas_base_detach - remove controller instance
4402 * @ioc: per adapter object
4403 *
4404 * Return nothing.
4405 */
4406 void
4407 mpt2sas_base_detach(struct MPT2SAS_ADAPTER *ioc)
4408 {
4409
4410 dexitprintk(ioc, printk(MPT2SAS_INFO_FMT "%s\n", ioc->name,
4411 __func__));
4412
4413 mpt2sas_base_stop_watchdog(ioc);
4414 mpt2sas_base_free_resources(ioc);
4415 _base_release_memory_pools(ioc);
4416 pci_set_drvdata(ioc->pdev, NULL);
4417 kfree(ioc->cpu_msix_table);
4418 if (ioc->is_warpdrive)
4419 kfree(ioc->reply_post_host_index);
4420 kfree(ioc->pd_handles);
4421 kfree(ioc->pfacts);
4422 kfree(ioc->ctl_cmds.reply);
4423 kfree(ioc->ctl_cmds.sense);
4424 kfree(ioc->base_cmds.reply);
4425 kfree(ioc->port_enable_cmds.reply);
4426 kfree(ioc->tm_cmds.reply);
4427 kfree(ioc->transport_cmds.reply);
4428 kfree(ioc->scsih_cmds.reply);
4429 kfree(ioc->config_cmds.reply);
4430 }
4431
4432 /**
4433 * _base_reset_handler - reset callback handler (for base)
4434 * @ioc: per adapter object
4435 * @reset_phase: phase
4436 *
4437 * The handler for doing any required cleanup or initialization.
4438 *
4439 * The reset phase can be MPT2_IOC_PRE_RESET, MPT2_IOC_AFTER_RESET,
4440 * MPT2_IOC_DONE_RESET
4441 *
4442 * Return nothing.
4443 */
4444 static void
4445 _base_reset_handler(struct MPT2SAS_ADAPTER *ioc, int reset_phase)
4446 {
4447 mpt2sas_scsih_reset_handler(ioc, reset_phase);
4448 mpt2sas_ctl_reset_handler(ioc, reset_phase);
4449 switch (reset_phase) {
4450 case MPT2_IOC_PRE_RESET:
4451 dtmprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: "
4452 "MPT2_IOC_PRE_RESET\n", ioc->name, __func__));
4453 break;
4454 case MPT2_IOC_AFTER_RESET:
4455 dtmprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: "
4456 "MPT2_IOC_AFTER_RESET\n", ioc->name, __func__));
4457 if (ioc->transport_cmds.status & MPT2_CMD_PENDING) {
4458 ioc->transport_cmds.status |= MPT2_CMD_RESET;
4459 mpt2sas_base_free_smid(ioc, ioc->transport_cmds.smid);
4460 complete(&ioc->transport_cmds.done);
4461 }
4462 if (ioc->base_cmds.status & MPT2_CMD_PENDING) {
4463 ioc->base_cmds.status |= MPT2_CMD_RESET;
4464 mpt2sas_base_free_smid(ioc, ioc->base_cmds.smid);
4465 complete(&ioc->base_cmds.done);
4466 }
4467 if (ioc->port_enable_cmds.status & MPT2_CMD_PENDING) {
4468 ioc->port_enable_failed = 1;
4469 ioc->port_enable_cmds.status |= MPT2_CMD_RESET;
4470 mpt2sas_base_free_smid(ioc, ioc->port_enable_cmds.smid);
4471 if (ioc->is_driver_loading) {
4472 ioc->start_scan_failed =
4473 MPI2_IOCSTATUS_INTERNAL_ERROR;
4474 ioc->start_scan = 0;
4475 ioc->port_enable_cmds.status =
4476 MPT2_CMD_NOT_USED;
4477 } else
4478 complete(&ioc->port_enable_cmds.done);
4479
4480 }
4481 if (ioc->config_cmds.status & MPT2_CMD_PENDING) {
4482 ioc->config_cmds.status |= MPT2_CMD_RESET;
4483 mpt2sas_base_free_smid(ioc, ioc->config_cmds.smid);
4484 ioc->config_cmds.smid = USHRT_MAX;
4485 complete(&ioc->config_cmds.done);
4486 }
4487 break;
4488 case MPT2_IOC_DONE_RESET:
4489 dtmprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: "
4490 "MPT2_IOC_DONE_RESET\n", ioc->name, __func__));
4491 break;
4492 }
4493 }
4494
4495 /**
4496 * _wait_for_commands_to_complete - reset controller
4497 * @ioc: Pointer to MPT_ADAPTER structure
4498 * @sleep_flag: CAN_SLEEP or NO_SLEEP
4499 *
4500 * This function waiting(3s) for all pending commands to complete
4501 * prior to putting controller in reset.
4502 */
4503 static void
4504 _wait_for_commands_to_complete(struct MPT2SAS_ADAPTER *ioc, int sleep_flag)
4505 {
4506 u32 ioc_state;
4507 unsigned long flags;
4508 u16 i;
4509
4510 ioc->pending_io_count = 0;
4511 if (sleep_flag != CAN_SLEEP)
4512 return;
4513
4514 ioc_state = mpt2sas_base_get_iocstate(ioc, 0);
4515 if ((ioc_state & MPI2_IOC_STATE_MASK) != MPI2_IOC_STATE_OPERATIONAL)
4516 return;
4517
4518 /* pending command count */
4519 spin_lock_irqsave(&ioc->scsi_lookup_lock, flags);
4520 for (i = 0; i < ioc->scsiio_depth; i++)
4521 if (ioc->scsi_lookup[i].cb_idx != 0xFF)
4522 ioc->pending_io_count++;
4523 spin_unlock_irqrestore(&ioc->scsi_lookup_lock, flags);
4524
4525 if (!ioc->pending_io_count)
4526 return;
4527
4528 /* wait for pending commands to complete */
4529 wait_event_timeout(ioc->reset_wq, ioc->pending_io_count == 0, 10 * HZ);
4530 }
4531
4532 /**
4533 * mpt2sas_base_hard_reset_handler - reset controller
4534 * @ioc: Pointer to MPT_ADAPTER structure
4535 * @sleep_flag: CAN_SLEEP or NO_SLEEP
4536 * @type: FORCE_BIG_HAMMER or SOFT_RESET
4537 *
4538 * Returns 0 for success, non-zero for failure.
4539 */
4540 int
4541 mpt2sas_base_hard_reset_handler(struct MPT2SAS_ADAPTER *ioc, int sleep_flag,
4542 enum reset_type type)
4543 {
4544 int r;
4545 unsigned long flags;
4546
4547 dtmprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: enter\n", ioc->name,
4548 __func__));
4549
4550 if (ioc->pci_error_recovery) {
4551 printk(MPT2SAS_ERR_FMT "%s: pci error recovery reset\n",
4552 ioc->name, __func__);
4553 r = 0;
4554 goto out_unlocked;
4555 }
4556
4557 if (mpt2sas_fwfault_debug)
4558 mpt2sas_halt_firmware(ioc);
4559
4560 /* TODO - What we really should be doing is pulling
4561 * out all the code associated with NO_SLEEP; its never used.
4562 * That is legacy code from mpt fusion driver, ported over.
4563 * I will leave this BUG_ON here for now till its been resolved.
4564 */
4565 BUG_ON(sleep_flag == NO_SLEEP);
4566
4567 /* wait for an active reset in progress to complete */
4568 if (!mutex_trylock(&ioc->reset_in_progress_mutex)) {
4569 do {
4570 ssleep(1);
4571 } while (ioc->shost_recovery == 1);
4572 dtmprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: exit\n", ioc->name,
4573 __func__));
4574 return ioc->ioc_reset_in_progress_status;
4575 }
4576
4577 spin_lock_irqsave(&ioc->ioc_reset_in_progress_lock, flags);
4578 ioc->shost_recovery = 1;
4579 spin_unlock_irqrestore(&ioc->ioc_reset_in_progress_lock, flags);
4580
4581 _base_reset_handler(ioc, MPT2_IOC_PRE_RESET);
4582 _wait_for_commands_to_complete(ioc, sleep_flag);
4583 _base_mask_interrupts(ioc);
4584 r = _base_make_ioc_ready(ioc, sleep_flag, type);
4585 if (r)
4586 goto out;
4587 _base_reset_handler(ioc, MPT2_IOC_AFTER_RESET);
4588
4589 /* If this hard reset is called while port enable is active, then
4590 * there is no reason to call make_ioc_operational
4591 */
4592 if (ioc->is_driver_loading && ioc->port_enable_failed) {
4593 ioc->remove_host = 1;
4594 r = -EFAULT;
4595 goto out;
4596 }
4597 r = _base_make_ioc_operational(ioc, sleep_flag);
4598 if (!r)
4599 _base_reset_handler(ioc, MPT2_IOC_DONE_RESET);
4600 out:
4601 dtmprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: %s\n",
4602 ioc->name, __func__, ((r == 0) ? "SUCCESS" : "FAILED")));
4603
4604 spin_lock_irqsave(&ioc->ioc_reset_in_progress_lock, flags);
4605 ioc->ioc_reset_in_progress_status = r;
4606 ioc->shost_recovery = 0;
4607 spin_unlock_irqrestore(&ioc->ioc_reset_in_progress_lock, flags);
4608 mutex_unlock(&ioc->reset_in_progress_mutex);
4609
4610 out_unlocked:
4611 dtmprintk(ioc, printk(MPT2SAS_INFO_FMT "%s: exit\n", ioc->name,
4612 __func__));
4613 return r;
4614 }
kernel source for telekom puls (alcatel/mediatek)