projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge branch 'fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux...
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / pcmcia / pxa2xx_base.c
1 /*======================================================================
2
3 Device driver for the PCMCIA control functionality of PXA2xx
4 microprocessors.
5
6 The contents of this file may be used under the
7 terms of the GNU Public License version 2 (the "GPL")
8
9 (c) Ian Molton (spyro@f2s.com) 2003
10 (c) Stefan Eletzhofer (stefan.eletzhofer@inquant.de) 2003,4
11
12 derived from sa11xx_base.c
13
14 Portions created by John G. Dorsey are
15 Copyright (C) 1999 John G. Dorsey.
16
17 ======================================================================*/
18
19 #include <linux/module.h>
20 #include <linux/slab.h>
21 #include <linux/init.h>
22 #include <linux/cpufreq.h>
23 #include <linux/ioport.h>
24 #include <linux/kernel.h>
25 #include <linux/spinlock.h>
26 #include <linux/platform_device.h>
27
28 #include <mach/hardware.h>
29 #include <mach/smemc.h>
30 #include <asm/io.h>
31 #include <asm/irq.h>
32 #include <asm/system.h>
33 #include <mach/pxa2xx-regs.h>
34 #include <asm/mach-types.h>
35
36 #include <pcmcia/ss.h>
37 #include <pcmcia/cistpl.h>
38
39 #include "soc_common.h"
40 #include "pxa2xx_base.h"
41
42 /*
43 * Personal Computer Memory Card International Association (PCMCIA) sockets
44 */
45
46 #define PCMCIAPrtSp 0x04000000 /* PCMCIA Partition Space [byte] */
47 #define PCMCIASp (4*PCMCIAPrtSp) /* PCMCIA Space [byte] */
48 #define PCMCIAIOSp PCMCIAPrtSp /* PCMCIA I/O Space [byte] */
49 #define PCMCIAAttrSp PCMCIAPrtSp /* PCMCIA Attribute Space [byte] */
50 #define PCMCIAMemSp PCMCIAPrtSp /* PCMCIA Memory Space [byte] */
51
52 #define PCMCIA0Sp PCMCIASp /* PCMCIA 0 Space [byte] */
53 #define PCMCIA0IOSp PCMCIAIOSp /* PCMCIA 0 I/O Space [byte] */
54 #define PCMCIA0AttrSp PCMCIAAttrSp /* PCMCIA 0 Attribute Space [byte] */
55 #define PCMCIA0MemSp PCMCIAMemSp /* PCMCIA 0 Memory Space [byte] */
56
57 #define PCMCIA1Sp PCMCIASp /* PCMCIA 1 Space [byte] */
58 #define PCMCIA1IOSp PCMCIAIOSp /* PCMCIA 1 I/O Space [byte] */
59 #define PCMCIA1AttrSp PCMCIAAttrSp /* PCMCIA 1 Attribute Space [byte] */
60 #define PCMCIA1MemSp PCMCIAMemSp /* PCMCIA 1 Memory Space [byte] */
61
62 #define _PCMCIA(Nb) /* PCMCIA [0..1] */ \
63 (0x20000000 + (Nb) * PCMCIASp)
64 #define _PCMCIAIO(Nb) _PCMCIA(Nb) /* PCMCIA I/O [0..1] */
65 #define _PCMCIAAttr(Nb) /* PCMCIA Attribute [0..1] */ \
66 (_PCMCIA(Nb) + 2 * PCMCIAPrtSp)
67 #define _PCMCIAMem(Nb) /* PCMCIA Memory [0..1] */ \
68 (_PCMCIA(Nb) + 3 * PCMCIAPrtSp)
69
70 #define _PCMCIA0 _PCMCIA(0) /* PCMCIA 0 */
71 #define _PCMCIA0IO _PCMCIAIO(0) /* PCMCIA 0 I/O */
72 #define _PCMCIA0Attr _PCMCIAAttr(0) /* PCMCIA 0 Attribute */
73 #define _PCMCIA0Mem _PCMCIAMem(0) /* PCMCIA 0 Memory */
74
75 #define _PCMCIA1 _PCMCIA(1) /* PCMCIA 1 */
76 #define _PCMCIA1IO _PCMCIAIO(1) /* PCMCIA 1 I/O */
77 #define _PCMCIA1Attr _PCMCIAAttr(1) /* PCMCIA 1 Attribute */
78 #define _PCMCIA1Mem _PCMCIAMem(1) /* PCMCIA 1 Memory */
79
80
81 #define MCXX_SETUP_MASK (0x7f)
82 #define MCXX_ASST_MASK (0x1f)
83 #define MCXX_HOLD_MASK (0x3f)
84 #define MCXX_SETUP_SHIFT (0)
85 #define MCXX_ASST_SHIFT (7)
86 #define MCXX_HOLD_SHIFT (14)
87
88 static inline u_int pxa2xx_mcxx_hold(u_int pcmcia_cycle_ns,
89 u_int mem_clk_10khz)
90 {
91 u_int code = pcmcia_cycle_ns * mem_clk_10khz;
92 return (code / 300000) + ((code % 300000) ? 1 : 0) - 1;
93 }
94
95 static inline u_int pxa2xx_mcxx_asst(u_int pcmcia_cycle_ns,
96 u_int mem_clk_10khz)
97 {
98 u_int code = pcmcia_cycle_ns * mem_clk_10khz;
99 return (code / 300000) + ((code % 300000) ? 1 : 0) + 1;
100 }
101
102 static inline u_int pxa2xx_mcxx_setup(u_int pcmcia_cycle_ns,
103 u_int mem_clk_10khz)
104 {
105 u_int code = pcmcia_cycle_ns * mem_clk_10khz;
106 return (code / 100000) + ((code % 100000) ? 1 : 0) - 1;
107 }
108
109 /* This function returns the (approximate) command assertion period, in
110 * nanoseconds, for a given CPU clock frequency and MCXX_ASST value:
111 */
112 static inline u_int pxa2xx_pcmcia_cmd_time(u_int mem_clk_10khz,
113 u_int pcmcia_mcxx_asst)
114 {
115 return (300000 * (pcmcia_mcxx_asst + 1) / mem_clk_10khz);
116 }
117
118 static int pxa2xx_pcmcia_set_mcmem( int sock, int speed, int clock )
119 {
120 uint32_t val;
121
122 val = ((pxa2xx_mcxx_setup(speed, clock)
123 & MCXX_SETUP_MASK) << MCXX_SETUP_SHIFT)
124 | ((pxa2xx_mcxx_asst(speed, clock)
125 & MCXX_ASST_MASK) << MCXX_ASST_SHIFT)
126 | ((pxa2xx_mcxx_hold(speed, clock)
127 & MCXX_HOLD_MASK) << MCXX_HOLD_SHIFT);
128
129 __raw_writel(val, MCMEM(sock));
130
131 return 0;
132 }
133
134 static int pxa2xx_pcmcia_set_mcio( int sock, int speed, int clock )
135 {
136 uint32_t val;
137
138 val = ((pxa2xx_mcxx_setup(speed, clock)
139 & MCXX_SETUP_MASK) << MCXX_SETUP_SHIFT)
140 | ((pxa2xx_mcxx_asst(speed, clock)
141 & MCXX_ASST_MASK) << MCXX_ASST_SHIFT)
142 | ((pxa2xx_mcxx_hold(speed, clock)
143 & MCXX_HOLD_MASK) << MCXX_HOLD_SHIFT);
144
145 __raw_writel(val, MCIO(sock));
146
147 return 0;
148 }
149
150 static int pxa2xx_pcmcia_set_mcatt( int sock, int speed, int clock )
151 {
152 uint32_t val;
153
154 val = ((pxa2xx_mcxx_setup(speed, clock)
155 & MCXX_SETUP_MASK) << MCXX_SETUP_SHIFT)
156 | ((pxa2xx_mcxx_asst(speed, clock)
157 & MCXX_ASST_MASK) << MCXX_ASST_SHIFT)
158 | ((pxa2xx_mcxx_hold(speed, clock)
159 & MCXX_HOLD_MASK) << MCXX_HOLD_SHIFT);
160
161 __raw_writel(val, MCATT(sock));
162
163 return 0;
164 }
165
166 static int pxa2xx_pcmcia_set_mcxx(struct soc_pcmcia_socket *skt, unsigned int clk)
167 {
168 struct soc_pcmcia_timing timing;
169 int sock = skt->nr;
170
171 soc_common_pcmcia_get_timing(skt, &timing);
172
173 pxa2xx_pcmcia_set_mcmem(sock, timing.mem, clk);
174 pxa2xx_pcmcia_set_mcatt(sock, timing.attr, clk);
175 pxa2xx_pcmcia_set_mcio(sock, timing.io, clk);
176
177 return 0;
178 }
179
180 static int pxa2xx_pcmcia_set_timing(struct soc_pcmcia_socket *skt)
181 {
182 unsigned long clk = clk_get_rate(skt->clk);
183 return pxa2xx_pcmcia_set_mcxx(skt, clk / 10000);
184 }
185
186 #ifdef CONFIG_CPU_FREQ
187
188 static int
189 pxa2xx_pcmcia_frequency_change(struct soc_pcmcia_socket *skt,
190 unsigned long val,
191 struct cpufreq_freqs *freqs)
192 {
193 switch (val) {
194 case CPUFREQ_PRECHANGE:
195 if (freqs->new > freqs->old) {
196 debug(skt, 2, "new frequency %u.%uMHz > %u.%uMHz, "
197 "pre-updating\n",
198 freqs->new / 1000, (freqs->new / 100) % 10,
199 freqs->old / 1000, (freqs->old / 100) % 10);
200 pxa2xx_pcmcia_set_timing(skt);
201 }
202 break;
203
204 case CPUFREQ_POSTCHANGE:
205 if (freqs->new < freqs->old) {
206 debug(skt, 2, "new frequency %u.%uMHz < %u.%uMHz, "
207 "post-updating\n",
208 freqs->new / 1000, (freqs->new / 100) % 10,
209 freqs->old / 1000, (freqs->old / 100) % 10);
210 pxa2xx_pcmcia_set_timing(skt);
211 }
212 break;
213 }
214 return 0;
215 }
216 #endif
217
218 void pxa2xx_configure_sockets(struct device *dev)
219 {
220 struct pcmcia_low_level *ops = dev->platform_data;
221 /*
222 * We have at least one socket, so set MECR:CIT
223 * (Card Is There)
224 */
225 uint32_t mecr = MECR_CIT;
226
227 /* Set MECR:NOS (Number Of Sockets) */
228 if ((ops->first + ops->nr) > 1 ||
229 machine_is_viper() || machine_is_arcom_zeus())
230 mecr |= MECR_NOS;
231
232 __raw_writel(mecr, MECR);
233 }
234 EXPORT_SYMBOL(pxa2xx_configure_sockets);
235
236 static const char *skt_names[] = {
237 "PCMCIA socket 0",
238 "PCMCIA socket 1",
239 };
240
241 #define SKT_DEV_INFO_SIZE(n) \
242 (sizeof(struct skt_dev_info) + (n)*sizeof(struct soc_pcmcia_socket))
243
244 int pxa2xx_drv_pcmcia_add_one(struct soc_pcmcia_socket *skt)
245 {
246 skt->res_skt.start = _PCMCIA(skt->nr);
247 skt->res_skt.end = _PCMCIA(skt->nr) + PCMCIASp - 1;
248 skt->res_skt.name = skt_names[skt->nr];
249 skt->res_skt.flags = IORESOURCE_MEM;
250
251 skt->res_io.start = _PCMCIAIO(skt->nr);
252 skt->res_io.end = _PCMCIAIO(skt->nr) + PCMCIAIOSp - 1;
253 skt->res_io.name = "io";
254 skt->res_io.flags = IORESOURCE_MEM | IORESOURCE_BUSY;
255
256 skt->res_mem.start = _PCMCIAMem(skt->nr);
257 skt->res_mem.end = _PCMCIAMem(skt->nr) + PCMCIAMemSp - 1;
258 skt->res_mem.name = "memory";
259 skt->res_mem.flags = IORESOURCE_MEM;
260
261 skt->res_attr.start = _PCMCIAAttr(skt->nr);
262 skt->res_attr.end = _PCMCIAAttr(skt->nr) + PCMCIAAttrSp - 1;
263 skt->res_attr.name = "attribute";
264 skt->res_attr.flags = IORESOURCE_MEM;
265
266 return soc_pcmcia_add_one(skt);
267 }
268 EXPORT_SYMBOL(pxa2xx_drv_pcmcia_add_one);
269
270 void pxa2xx_drv_pcmcia_ops(struct pcmcia_low_level *ops)
271 {
272 /* Provide our PXA2xx specific timing routines. */
273 ops->set_timing = pxa2xx_pcmcia_set_timing;
274 #ifdef CONFIG_CPU_FREQ
275 ops->frequency_change = pxa2xx_pcmcia_frequency_change;
276 #endif
277 }
278 EXPORT_SYMBOL(pxa2xx_drv_pcmcia_ops);
279
280 static int pxa2xx_drv_pcmcia_probe(struct platform_device *dev)
281 {
282 int i, ret = 0;
283 struct pcmcia_low_level *ops;
284 struct skt_dev_info *sinfo;
285 struct soc_pcmcia_socket *skt;
286 struct clk *clk;
287
288 ops = (struct pcmcia_low_level *)dev->dev.platform_data;
289 if (!ops) {
290 ret = -ENODEV;
291 goto err0;
292 }
293
294 if (cpu_is_pxa320() && ops->nr > 1) {
295 dev_err(&dev->dev, "pxa320 supports only one pcmcia slot");
296 ret = -EINVAL;
297 goto err0;
298 }
299
300 clk = clk_get(&dev->dev, NULL);
301 if (!clk)
302 return -ENODEV;
303
304 pxa2xx_drv_pcmcia_ops(ops);
305
306 sinfo = kzalloc(SKT_DEV_INFO_SIZE(ops->nr), GFP_KERNEL);
307 if (!sinfo) {
308 clk_put(clk);
309 return -ENOMEM;
310 }
311
312 sinfo->nskt = ops->nr;
313 sinfo->clk = clk;
314
315 /* Initialize processor specific parameters */
316 for (i = 0; i < ops->nr; i++) {
317 skt = &sinfo->skt[i];
318
319 skt->nr = ops->first + i;
320 skt->clk = clk;
321 skt->ops = ops;
322 skt->socket.owner = ops->owner;
323 skt->socket.dev.parent = &dev->dev;
324 skt->socket.pci_irq = NO_IRQ;
325
326 ret = pxa2xx_drv_pcmcia_add_one(skt);
327 if (ret)
328 goto err1;
329 }
330
331 if (ret) {
332 while (--i >= 0)
333 soc_pcmcia_remove_one(&sinfo->skt[i]);
334 kfree(sinfo);
335 clk_put(clk);
336 } else {
337 pxa2xx_configure_sockets(&dev->dev);
338 dev_set_drvdata(&dev->dev, sinfo);
339 }
340
341 return 0;
342
343 err1:
344 while (--i >= 0)
345 soc_pcmcia_remove_one(&sinfo->skt[i]);
346 kfree(sinfo);
347 err0:
348 return ret;
349 }
350
351 static int pxa2xx_drv_pcmcia_remove(struct platform_device *dev)
352 {
353 struct skt_dev_info *sinfo = platform_get_drvdata(dev);
354 int i;
355
356 platform_set_drvdata(dev, NULL);
357
358 for (i = 0; i < sinfo->nskt; i++)
359 soc_pcmcia_remove_one(&sinfo->skt[i]);
360
361 clk_put(sinfo->clk);
362 kfree(sinfo);
363 return 0;
364 }
365
366 static int pxa2xx_drv_pcmcia_resume(struct device *dev)
367 {
368 pxa2xx_configure_sockets(dev);
369 return 0;
370 }
371
372 static const struct dev_pm_ops pxa2xx_drv_pcmcia_pm_ops = {
373 .resume = pxa2xx_drv_pcmcia_resume,
374 };
375
376 static struct platform_driver pxa2xx_pcmcia_driver = {
377 .probe = pxa2xx_drv_pcmcia_probe,
378 .remove = pxa2xx_drv_pcmcia_remove,
379 .driver = {
380 .name = "pxa2xx-pcmcia",
381 .owner = THIS_MODULE,
382 .pm = &pxa2xx_drv_pcmcia_pm_ops,
383 },
384 };
385
386 static int __init pxa2xx_pcmcia_init(void)
387 {
388 return platform_driver_register(&pxa2xx_pcmcia_driver);
389 }
390
391 static void __exit pxa2xx_pcmcia_exit(void)
392 {
393 platform_driver_unregister(&pxa2xx_pcmcia_driver);
394 }
395
396 fs_initcall(pxa2xx_pcmcia_init);
397 module_exit(pxa2xx_pcmcia_exit);
398
399 MODULE_AUTHOR("Stefan Eletzhofer <stefan.eletzhofer@inquant.de> and Ian Molton <spyro@f2s.com>");
400 MODULE_DESCRIPTION("Linux PCMCIA Card Services: PXA2xx core socket driver");
401 MODULE_LICENSE("GPL");
402 MODULE_ALIAS("platform:pxa2xx-pcmcia");
kernel source for telekom puls (alcatel/mediatek)