projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge branch 'for-linus' of git://repo.or.cz/cris-mirror
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / wireless / iwlwifi / iwl3945-base.c
1 /******************************************************************************
2 *
3 * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
4 *
5 * Portions of this file are derived from the ipw3945 project, as well
6 * as portions of the ieee80211 subsystem header files.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of version 2 of the GNU General Public License as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc.,
19 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
20 *
21 * The full GNU General Public License is included in this distribution in the
22 * file called LICENSE.
23 *
24 * Contact Information:
25 * Intel Linux Wireless <ilw@linux.intel.com>
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *
28 *****************************************************************************/
29
30 #include <linux/kernel.h>
31 #include <linux/module.h>
32 #include <linux/init.h>
33 #include <linux/pci.h>
34 #include <linux/dma-mapping.h>
35 #include <linux/delay.h>
36 #include <linux/sched.h>
37 #include <linux/skbuff.h>
38 #include <linux/netdevice.h>
39 #include <linux/wireless.h>
40 #include <linux/firmware.h>
41 #include <linux/etherdevice.h>
42 #include <linux/if_arp.h>
43
44 #include <net/ieee80211_radiotap.h>
45 #include <net/mac80211.h>
46
47 #include <asm/div64.h>
48
49 #define DRV_NAME "iwl3945"
50
51 #include "iwl-fh.h"
52 #include "iwl-3945-fh.h"
53 #include "iwl-commands.h"
54 #include "iwl-sta.h"
55 #include "iwl-3945.h"
56 #include "iwl-helpers.h"
57 #include "iwl-core.h"
58 #include "iwl-dev.h"
59
60 /*
61 * module name, copyright, version, etc.
62 */
63
64 #define DRV_DESCRIPTION \
65 "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
66
67 #ifdef CONFIG_IWLWIFI_DEBUG
68 #define VD "d"
69 #else
70 #define VD
71 #endif
72
73 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
74 #define VS "s"
75 #else
76 #define VS
77 #endif
78
79 #define DRV_VERSION IWLWIFI_VERSION VD VS
80 #define DRV_COPYRIGHT "Copyright(c) 2003-2009 Intel Corporation"
81 #define DRV_AUTHOR "<ilw@linux.intel.com>"
82
83 MODULE_DESCRIPTION(DRV_DESCRIPTION);
84 MODULE_VERSION(DRV_VERSION);
85 MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
86 MODULE_LICENSE("GPL");
87
88 /* module parameters */
89 struct iwl_mod_params iwl3945_mod_params = {
90 .sw_crypto = 1,
91 .restart_fw = 1,
92 /* the rest are 0 by default */
93 };
94
95 /**
96 * iwl3945_get_antenna_flags - Get antenna flags for RXON command
97 * @priv: eeprom and antenna fields are used to determine antenna flags
98 *
99 * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
100 * iwl3945_mod_params.antenna specifies the antenna diversity mode:
101 *
102 * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
103 * IWL_ANTENNA_MAIN - Force MAIN antenna
104 * IWL_ANTENNA_AUX - Force AUX antenna
105 */
106 __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
107 {
108 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
109
110 switch (iwl3945_mod_params.antenna) {
111 case IWL_ANTENNA_DIVERSITY:
112 return 0;
113
114 case IWL_ANTENNA_MAIN:
115 if (eeprom->antenna_switch_type)
116 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
117 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
118
119 case IWL_ANTENNA_AUX:
120 if (eeprom->antenna_switch_type)
121 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
122 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
123 }
124
125 /* bad antenna selector value */
126 IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
127 iwl3945_mod_params.antenna);
128
129 return 0; /* "diversity" is default if error */
130 }
131
132 static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
133 struct ieee80211_key_conf *keyconf,
134 u8 sta_id)
135 {
136 unsigned long flags;
137 __le16 key_flags = 0;
138 int ret;
139
140 key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
141 key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
142
143 if (sta_id == priv->hw_params.bcast_sta_id)
144 key_flags |= STA_KEY_MULTICAST_MSK;
145
146 keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
147 keyconf->hw_key_idx = keyconf->keyidx;
148 key_flags &= ~STA_KEY_FLG_INVALID;
149
150 spin_lock_irqsave(&priv->sta_lock, flags);
151 priv->stations[sta_id].keyinfo.alg = keyconf->alg;
152 priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
153 memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
154 keyconf->keylen);
155
156 memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
157 keyconf->keylen);
158
159 if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
160 == STA_KEY_FLG_NO_ENC)
161 priv->stations[sta_id].sta.key.key_offset =
162 iwl_get_free_ucode_key_index(priv);
163 /* else, we are overriding an existing key => no need to allocated room
164 * in uCode. */
165
166 WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
167 "no space for a new key");
168
169 priv->stations[sta_id].sta.key.key_flags = key_flags;
170 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
171 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
172
173 IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
174
175 ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
176
177 spin_unlock_irqrestore(&priv->sta_lock, flags);
178
179 return ret;
180 }
181
182 static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
183 struct ieee80211_key_conf *keyconf,
184 u8 sta_id)
185 {
186 return -EOPNOTSUPP;
187 }
188
189 static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
190 struct ieee80211_key_conf *keyconf,
191 u8 sta_id)
192 {
193 return -EOPNOTSUPP;
194 }
195
196 static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
197 {
198 unsigned long flags;
199
200 spin_lock_irqsave(&priv->sta_lock, flags);
201 memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
202 memset(&priv->stations[sta_id].sta.key, 0,
203 sizeof(struct iwl4965_keyinfo));
204 priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
205 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
206 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
207 spin_unlock_irqrestore(&priv->sta_lock, flags);
208
209 IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
210 iwl_send_add_sta(priv, &priv->stations[sta_id].sta, 0);
211 return 0;
212 }
213
214 static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
215 struct ieee80211_key_conf *keyconf, u8 sta_id)
216 {
217 int ret = 0;
218
219 keyconf->hw_key_idx = HW_KEY_DYNAMIC;
220
221 switch (keyconf->alg) {
222 case ALG_CCMP:
223 ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
224 break;
225 case ALG_TKIP:
226 ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
227 break;
228 case ALG_WEP:
229 ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
230 break;
231 default:
232 IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
233 ret = -EINVAL;
234 }
235
236 IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
237 keyconf->alg, keyconf->keylen, keyconf->keyidx,
238 sta_id, ret);
239
240 return ret;
241 }
242
243 static int iwl3945_remove_static_key(struct iwl_priv *priv)
244 {
245 int ret = -EOPNOTSUPP;
246
247 return ret;
248 }
249
250 static int iwl3945_set_static_key(struct iwl_priv *priv,
251 struct ieee80211_key_conf *key)
252 {
253 if (key->alg == ALG_WEP)
254 return -EOPNOTSUPP;
255
256 IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
257 return -EINVAL;
258 }
259
260 static void iwl3945_clear_free_frames(struct iwl_priv *priv)
261 {
262 struct list_head *element;
263
264 IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
265 priv->frames_count);
266
267 while (!list_empty(&priv->free_frames)) {
268 element = priv->free_frames.next;
269 list_del(element);
270 kfree(list_entry(element, struct iwl3945_frame, list));
271 priv->frames_count--;
272 }
273
274 if (priv->frames_count) {
275 IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
276 priv->frames_count);
277 priv->frames_count = 0;
278 }
279 }
280
281 static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
282 {
283 struct iwl3945_frame *frame;
284 struct list_head *element;
285 if (list_empty(&priv->free_frames)) {
286 frame = kzalloc(sizeof(*frame), GFP_KERNEL);
287 if (!frame) {
288 IWL_ERR(priv, "Could not allocate frame!\n");
289 return NULL;
290 }
291
292 priv->frames_count++;
293 return frame;
294 }
295
296 element = priv->free_frames.next;
297 list_del(element);
298 return list_entry(element, struct iwl3945_frame, list);
299 }
300
301 static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
302 {
303 memset(frame, 0, sizeof(*frame));
304 list_add(&frame->list, &priv->free_frames);
305 }
306
307 unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
308 struct ieee80211_hdr *hdr,
309 int left)
310 {
311
312 if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
313 ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
314 (priv->iw_mode != NL80211_IFTYPE_AP)))
315 return 0;
316
317 if (priv->ibss_beacon->len > left)
318 return 0;
319
320 memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
321
322 return priv->ibss_beacon->len;
323 }
324
325 static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
326 {
327 struct iwl3945_frame *frame;
328 unsigned int frame_size;
329 int rc;
330 u8 rate;
331
332 frame = iwl3945_get_free_frame(priv);
333
334 if (!frame) {
335 IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
336 "command.\n");
337 return -ENOMEM;
338 }
339
340 rate = iwl_rate_get_lowest_plcp(priv);
341
342 frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
343
344 rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
345 &frame->u.cmd[0]);
346
347 iwl3945_free_frame(priv, frame);
348
349 return rc;
350 }
351
352 static void iwl3945_unset_hw_params(struct iwl_priv *priv)
353 {
354 if (priv->shared_virt)
355 pci_free_consistent(priv->pci_dev,
356 sizeof(struct iwl3945_shared),
357 priv->shared_virt,
358 priv->shared_phys);
359 }
360
361 static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
362 struct ieee80211_tx_info *info,
363 struct iwl_device_cmd *cmd,
364 struct sk_buff *skb_frag,
365 int sta_id)
366 {
367 struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
368 struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
369
370 switch (keyinfo->alg) {
371 case ALG_CCMP:
372 tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
373 memcpy(tx_cmd->key, keyinfo->key, keyinfo->keylen);
374 IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
375 break;
376
377 case ALG_TKIP:
378 break;
379
380 case ALG_WEP:
381 tx_cmd->sec_ctl = TX_CMD_SEC_WEP |
382 (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
383
384 if (keyinfo->keylen == 13)
385 tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
386
387 memcpy(&tx_cmd->key[3], keyinfo->key, keyinfo->keylen);
388
389 IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
390 "with key %d\n", info->control.hw_key->hw_key_idx);
391 break;
392
393 default:
394 IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
395 break;
396 }
397 }
398
399 /*
400 * handle build REPLY_TX command notification.
401 */
402 static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
403 struct iwl_device_cmd *cmd,
404 struct ieee80211_tx_info *info,
405 struct ieee80211_hdr *hdr, u8 std_id)
406 {
407 struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
408 __le32 tx_flags = tx_cmd->tx_flags;
409 __le16 fc = hdr->frame_control;
410
411 tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
412 if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
413 tx_flags |= TX_CMD_FLG_ACK_MSK;
414 if (ieee80211_is_mgmt(fc))
415 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
416 if (ieee80211_is_probe_resp(fc) &&
417 !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
418 tx_flags |= TX_CMD_FLG_TSF_MSK;
419 } else {
420 tx_flags &= (~TX_CMD_FLG_ACK_MSK);
421 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
422 }
423
424 tx_cmd->sta_id = std_id;
425 if (ieee80211_has_morefrags(fc))
426 tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
427
428 if (ieee80211_is_data_qos(fc)) {
429 u8 *qc = ieee80211_get_qos_ctl(hdr);
430 tx_cmd->tid_tspec = qc[0] & 0xf;
431 tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
432 } else {
433 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
434 }
435
436 priv->cfg->ops->utils->rts_tx_cmd_flag(info, &tx_flags);
437
438 if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
439 tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
440
441 tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
442 if (ieee80211_is_mgmt(fc)) {
443 if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
444 tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
445 else
446 tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
447 } else {
448 tx_cmd->timeout.pm_frame_timeout = 0;
449 }
450
451 tx_cmd->driver_txop = 0;
452 tx_cmd->tx_flags = tx_flags;
453 tx_cmd->next_frame_len = 0;
454 }
455
456 /*
457 * start REPLY_TX command process
458 */
459 static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
460 {
461 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
462 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
463 struct iwl3945_tx_cmd *tx_cmd;
464 struct iwl_tx_queue *txq = NULL;
465 struct iwl_queue *q = NULL;
466 struct iwl_device_cmd *out_cmd;
467 struct iwl_cmd_meta *out_meta;
468 dma_addr_t phys_addr;
469 dma_addr_t txcmd_phys;
470 int txq_id = skb_get_queue_mapping(skb);
471 u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
472 u8 id;
473 u8 unicast;
474 u8 sta_id;
475 u8 tid = 0;
476 u16 seq_number = 0;
477 __le16 fc;
478 u8 wait_write_ptr = 0;
479 u8 *qc = NULL;
480 unsigned long flags;
481 int rc;
482
483 spin_lock_irqsave(&priv->lock, flags);
484 if (iwl_is_rfkill(priv)) {
485 IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
486 goto drop_unlock;
487 }
488
489 if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
490 IWL_ERR(priv, "ERROR: No TX rate available.\n");
491 goto drop_unlock;
492 }
493
494 unicast = !is_multicast_ether_addr(hdr->addr1);
495 id = 0;
496
497 fc = hdr->frame_control;
498
499 #ifdef CONFIG_IWLWIFI_DEBUG
500 if (ieee80211_is_auth(fc))
501 IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
502 else if (ieee80211_is_assoc_req(fc))
503 IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
504 else if (ieee80211_is_reassoc_req(fc))
505 IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
506 #endif
507
508 /* drop all non-injected data frame if we are not associated */
509 if (ieee80211_is_data(fc) &&
510 !(info->flags & IEEE80211_TX_CTL_INJECTED) &&
511 (!iwl_is_associated(priv) ||
512 ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id))) {
513 IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n");
514 goto drop_unlock;
515 }
516
517 spin_unlock_irqrestore(&priv->lock, flags);
518
519 hdr_len = ieee80211_hdrlen(fc);
520
521 /* Find (or create) index into station table for destination station */
522 if (info->flags & IEEE80211_TX_CTL_INJECTED)
523 sta_id = priv->hw_params.bcast_sta_id;
524 else
525 sta_id = iwl_get_sta_id(priv, hdr);
526 if (sta_id == IWL_INVALID_STATION) {
527 IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
528 hdr->addr1);
529 goto drop;
530 }
531
532 IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
533
534 if (ieee80211_is_data_qos(fc)) {
535 qc = ieee80211_get_qos_ctl(hdr);
536 tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
537 if (unlikely(tid >= MAX_TID_COUNT))
538 goto drop;
539 seq_number = priv->stations[sta_id].tid[tid].seq_number &
540 IEEE80211_SCTL_SEQ;
541 hdr->seq_ctrl = cpu_to_le16(seq_number) |
542 (hdr->seq_ctrl &
543 cpu_to_le16(IEEE80211_SCTL_FRAG));
544 seq_number += 0x10;
545 }
546
547 /* Descriptor for chosen Tx queue */
548 txq = &priv->txq[txq_id];
549 q = &txq->q;
550
551 if ((iwl_queue_space(q) < q->high_mark))
552 goto drop;
553
554 spin_lock_irqsave(&priv->lock, flags);
555
556 idx = get_cmd_index(q, q->write_ptr, 0);
557
558 /* Set up driver data for this TFD */
559 memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
560 txq->txb[q->write_ptr].skb[0] = skb;
561
562 /* Init first empty entry in queue's array of Tx/cmd buffers */
563 out_cmd = txq->cmd[idx];
564 out_meta = &txq->meta[idx];
565 tx_cmd = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
566 memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
567 memset(tx_cmd, 0, sizeof(*tx_cmd));
568
569 /*
570 * Set up the Tx-command (not MAC!) header.
571 * Store the chosen Tx queue and TFD index within the sequence field;
572 * after Tx, uCode's Tx response will return this value so driver can
573 * locate the frame within the tx queue and do post-tx processing.
574 */
575 out_cmd->hdr.cmd = REPLY_TX;
576 out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
577 INDEX_TO_SEQ(q->write_ptr)));
578
579 /* Copy MAC header from skb into command buffer */
580 memcpy(tx_cmd->hdr, hdr, hdr_len);
581
582
583 if (info->control.hw_key)
584 iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
585
586 /* TODO need this for burst mode later on */
587 iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
588
589 /* set is_hcca to 0; it probably will never be implemented */
590 iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
591
592 /* Total # bytes to be transmitted */
593 len = (u16)skb->len;
594 tx_cmd->len = cpu_to_le16(len);
595
596 iwl_dbg_log_tx_data_frame(priv, len, hdr);
597 iwl_update_stats(priv, true, fc, len);
598 tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
599 tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
600
601 if (!ieee80211_has_morefrags(hdr->frame_control)) {
602 txq->need_update = 1;
603 if (qc)
604 priv->stations[sta_id].tid[tid].seq_number = seq_number;
605 } else {
606 wait_write_ptr = 1;
607 txq->need_update = 0;
608 }
609
610 IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n",
611 le16_to_cpu(out_cmd->hdr.sequence));
612 IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx_cmd->tx_flags));
613 iwl_print_hex_dump(priv, IWL_DL_TX, tx_cmd, sizeof(*tx_cmd));
614 iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd->hdr,
615 ieee80211_hdrlen(fc));
616
617 /*
618 * Use the first empty entry in this queue's command buffer array
619 * to contain the Tx command and MAC header concatenated together
620 * (payload data will be in another buffer).
621 * Size of this varies, due to varying MAC header length.
622 * If end is not dword aligned, we'll have 2 extra bytes at the end
623 * of the MAC header (device reads on dword boundaries).
624 * We'll tell device about this padding later.
625 */
626 len = sizeof(struct iwl3945_tx_cmd) +
627 sizeof(struct iwl_cmd_header) + hdr_len;
628
629 len_org = len;
630 len = (len + 3) & ~3;
631
632 if (len_org != len)
633 len_org = 1;
634 else
635 len_org = 0;
636
637 /* Physical address of this Tx command's header (not MAC header!),
638 * within command buffer array. */
639 txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
640 len, PCI_DMA_TODEVICE);
641 /* we do not map meta data ... so we can safely access address to
642 * provide to unmap command*/
643 pci_unmap_addr_set(out_meta, mapping, txcmd_phys);
644 pci_unmap_len_set(out_meta, len, len);
645
646 /* Add buffer containing Tx command and MAC(!) header to TFD's
647 * first entry */
648 priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
649 txcmd_phys, len, 1, 0);
650
651
652 /* Set up TFD's 2nd entry to point directly to remainder of skb,
653 * if any (802.11 null frames have no payload). */
654 len = skb->len - hdr_len;
655 if (len) {
656 phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
657 len, PCI_DMA_TODEVICE);
658 priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
659 phys_addr, len,
660 0, U32_PAD(len));
661 }
662
663
664 /* Tell device the write index *just past* this latest filled TFD */
665 q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
666 rc = iwl_txq_update_write_ptr(priv, txq);
667 spin_unlock_irqrestore(&priv->lock, flags);
668
669 if (rc)
670 return rc;
671
672 if ((iwl_queue_space(q) < q->high_mark)
673 && priv->mac80211_registered) {
674 if (wait_write_ptr) {
675 spin_lock_irqsave(&priv->lock, flags);
676 txq->need_update = 1;
677 iwl_txq_update_write_ptr(priv, txq);
678 spin_unlock_irqrestore(&priv->lock, flags);
679 }
680
681 iwl_stop_queue(priv, skb_get_queue_mapping(skb));
682 }
683
684 return 0;
685
686 drop_unlock:
687 spin_unlock_irqrestore(&priv->lock, flags);
688 drop:
689 return -1;
690 }
691
692 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
693
694 #include "iwl-spectrum.h"
695
696 #define BEACON_TIME_MASK_LOW 0x00FFFFFF
697 #define BEACON_TIME_MASK_HIGH 0xFF000000
698 #define TIME_UNIT 1024
699
700 /*
701 * extended beacon time format
702 * time in usec will be changed into a 32-bit value in 8:24 format
703 * the high 1 byte is the beacon counts
704 * the lower 3 bytes is the time in usec within one beacon interval
705 */
706
707 static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
708 {
709 u32 quot;
710 u32 rem;
711 u32 interval = beacon_interval * 1024;
712
713 if (!interval || !usec)
714 return 0;
715
716 quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
717 rem = (usec % interval) & BEACON_TIME_MASK_LOW;
718
719 return (quot << 24) + rem;
720 }
721
722 /* base is usually what we get from ucode with each received frame,
723 * the same as HW timer counter counting down
724 */
725
726 static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
727 {
728 u32 base_low = base & BEACON_TIME_MASK_LOW;
729 u32 addon_low = addon & BEACON_TIME_MASK_LOW;
730 u32 interval = beacon_interval * TIME_UNIT;
731 u32 res = (base & BEACON_TIME_MASK_HIGH) +
732 (addon & BEACON_TIME_MASK_HIGH);
733
734 if (base_low > addon_low)
735 res += base_low - addon_low;
736 else if (base_low < addon_low) {
737 res += interval + base_low - addon_low;
738 res += (1 << 24);
739 } else
740 res += (1 << 24);
741
742 return cpu_to_le32(res);
743 }
744
745 static int iwl3945_get_measurement(struct iwl_priv *priv,
746 struct ieee80211_measurement_params *params,
747 u8 type)
748 {
749 struct iwl_spectrum_cmd spectrum;
750 struct iwl_rx_packet *pkt;
751 struct iwl_host_cmd cmd = {
752 .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
753 .data = (void *)&spectrum,
754 .flags = CMD_WANT_SKB,
755 };
756 u32 add_time = le64_to_cpu(params->start_time);
757 int rc;
758 int spectrum_resp_status;
759 int duration = le16_to_cpu(params->duration);
760
761 if (iwl_is_associated(priv))
762 add_time =
763 iwl3945_usecs_to_beacons(
764 le64_to_cpu(params->start_time) - priv->last_tsf,
765 le16_to_cpu(priv->rxon_timing.beacon_interval));
766
767 memset(&spectrum, 0, sizeof(spectrum));
768
769 spectrum.channel_count = cpu_to_le16(1);
770 spectrum.flags =
771 RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
772 spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
773 cmd.len = sizeof(spectrum);
774 spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
775
776 if (iwl_is_associated(priv))
777 spectrum.start_time =
778 iwl3945_add_beacon_time(priv->last_beacon_time,
779 add_time,
780 le16_to_cpu(priv->rxon_timing.beacon_interval));
781 else
782 spectrum.start_time = 0;
783
784 spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
785 spectrum.channels[0].channel = params->channel;
786 spectrum.channels[0].type = type;
787 if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
788 spectrum.flags |= RXON_FLG_BAND_24G_MSK |
789 RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
790
791 rc = iwl_send_cmd_sync(priv, &cmd);
792 if (rc)
793 return rc;
794
795 pkt = (struct iwl_rx_packet *)cmd.reply_page;
796 if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
797 IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
798 rc = -EIO;
799 }
800
801 spectrum_resp_status = le16_to_cpu(pkt->u.spectrum.status);
802 switch (spectrum_resp_status) {
803 case 0: /* Command will be handled */
804 if (pkt->u.spectrum.id != 0xff) {
805 IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
806 pkt->u.spectrum.id);
807 priv->measurement_status &= ~MEASUREMENT_READY;
808 }
809 priv->measurement_status |= MEASUREMENT_ACTIVE;
810 rc = 0;
811 break;
812
813 case 1: /* Command will not be handled */
814 rc = -EAGAIN;
815 break;
816 }
817
818 iwl_free_pages(priv, cmd.reply_page);
819
820 return rc;
821 }
822 #endif
823
824 static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
825 struct iwl_rx_mem_buffer *rxb)
826 {
827 struct iwl_rx_packet *pkt = rxb_addr(rxb);
828 struct iwl_alive_resp *palive;
829 struct delayed_work *pwork;
830
831 palive = &pkt->u.alive_frame;
832
833 IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
834 "0x%01X 0x%01X\n",
835 palive->is_valid, palive->ver_type,
836 palive->ver_subtype);
837
838 if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
839 IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
840 memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
841 sizeof(struct iwl_alive_resp));
842 pwork = &priv->init_alive_start;
843 } else {
844 IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
845 memcpy(&priv->card_alive, &pkt->u.alive_frame,
846 sizeof(struct iwl_alive_resp));
847 pwork = &priv->alive_start;
848 iwl3945_disable_events(priv);
849 }
850
851 /* We delay the ALIVE response by 5ms to
852 * give the HW RF Kill time to activate... */
853 if (palive->is_valid == UCODE_VALID_OK)
854 queue_delayed_work(priv->workqueue, pwork,
855 msecs_to_jiffies(5));
856 else
857 IWL_WARN(priv, "uCode did not respond OK.\n");
858 }
859
860 static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
861 struct iwl_rx_mem_buffer *rxb)
862 {
863 #ifdef CONFIG_IWLWIFI_DEBUG
864 struct iwl_rx_packet *pkt = rxb_addr(rxb);
865 #endif
866
867 IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
868 return;
869 }
870
871 static void iwl3945_bg_beacon_update(struct work_struct *work)
872 {
873 struct iwl_priv *priv =
874 container_of(work, struct iwl_priv, beacon_update);
875 struct sk_buff *beacon;
876
877 /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
878 beacon = ieee80211_beacon_get(priv->hw, priv->vif);
879
880 if (!beacon) {
881 IWL_ERR(priv, "update beacon failed\n");
882 return;
883 }
884
885 mutex_lock(&priv->mutex);
886 /* new beacon skb is allocated every time; dispose previous.*/
887 if (priv->ibss_beacon)
888 dev_kfree_skb(priv->ibss_beacon);
889
890 priv->ibss_beacon = beacon;
891 mutex_unlock(&priv->mutex);
892
893 iwl3945_send_beacon_cmd(priv);
894 }
895
896 static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
897 struct iwl_rx_mem_buffer *rxb)
898 {
899 #ifdef CONFIG_IWLWIFI_DEBUG
900 struct iwl_rx_packet *pkt = rxb_addr(rxb);
901 struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
902 u8 rate = beacon->beacon_notify_hdr.rate;
903
904 IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
905 "tsf %d %d rate %d\n",
906 le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
907 beacon->beacon_notify_hdr.failure_frame,
908 le32_to_cpu(beacon->ibss_mgr_status),
909 le32_to_cpu(beacon->high_tsf),
910 le32_to_cpu(beacon->low_tsf), rate);
911 #endif
912
913 if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
914 (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
915 queue_work(priv->workqueue, &priv->beacon_update);
916 }
917
918 /* Handle notification from uCode that card's power state is changing
919 * due to software, hardware, or critical temperature RFKILL */
920 static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
921 struct iwl_rx_mem_buffer *rxb)
922 {
923 struct iwl_rx_packet *pkt = rxb_addr(rxb);
924 u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
925 unsigned long status = priv->status;
926
927 IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
928 (flags & HW_CARD_DISABLED) ? "Kill" : "On",
929 (flags & SW_CARD_DISABLED) ? "Kill" : "On");
930
931 iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
932 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
933
934 if (flags & HW_CARD_DISABLED)
935 set_bit(STATUS_RF_KILL_HW, &priv->status);
936 else
937 clear_bit(STATUS_RF_KILL_HW, &priv->status);
938
939
940 iwl_scan_cancel(priv);
941
942 if ((test_bit(STATUS_RF_KILL_HW, &status) !=
943 test_bit(STATUS_RF_KILL_HW, &priv->status)))
944 wiphy_rfkill_set_hw_state(priv->hw->wiphy,
945 test_bit(STATUS_RF_KILL_HW, &priv->status));
946 else
947 wake_up_interruptible(&priv->wait_command_queue);
948 }
949
950 /**
951 * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
952 *
953 * Setup the RX handlers for each of the reply types sent from the uCode
954 * to the host.
955 *
956 * This function chains into the hardware specific files for them to setup
957 * any hardware specific handlers as well.
958 */
959 static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
960 {
961 priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
962 priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
963 priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
964 priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
965 priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
966 priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
967 iwl_rx_pm_debug_statistics_notif;
968 priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
969
970 /*
971 * The same handler is used for both the REPLY to a discrete
972 * statistics request from the host as well as for the periodic
973 * statistics notifications (after received beacons) from the uCode.
974 */
975 priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
976 priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
977
978 iwl_setup_spectrum_handlers(priv);
979 iwl_setup_rx_scan_handlers(priv);
980 priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
981
982 /* Set up hardware specific Rx handlers */
983 iwl3945_hw_rx_handler_setup(priv);
984 }
985
986 /************************** RX-FUNCTIONS ****************************/
987 /*
988 * Rx theory of operation
989 *
990 * The host allocates 32 DMA target addresses and passes the host address
991 * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
992 * 0 to 31
993 *
994 * Rx Queue Indexes
995 * The host/firmware share two index registers for managing the Rx buffers.
996 *
997 * The READ index maps to the first position that the firmware may be writing
998 * to -- the driver can read up to (but not including) this position and get
999 * good data.
1000 * The READ index is managed by the firmware once the card is enabled.
1001 *
1002 * The WRITE index maps to the last position the driver has read from -- the
1003 * position preceding WRITE is the last slot the firmware can place a packet.
1004 *
1005 * The queue is empty (no good data) if WRITE = READ - 1, and is full if
1006 * WRITE = READ.
1007 *
1008 * During initialization, the host sets up the READ queue position to the first
1009 * INDEX position, and WRITE to the last (READ - 1 wrapped)
1010 *
1011 * When the firmware places a packet in a buffer, it will advance the READ index
1012 * and fire the RX interrupt. The driver can then query the READ index and
1013 * process as many packets as possible, moving the WRITE index forward as it
1014 * resets the Rx queue buffers with new memory.
1015 *
1016 * The management in the driver is as follows:
1017 * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
1018 * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
1019 * to replenish the iwl->rxq->rx_free.
1020 * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
1021 * iwl->rxq is replenished and the READ INDEX is updated (updating the
1022 * 'processed' and 'read' driver indexes as well)
1023 * + A received packet is processed and handed to the kernel network stack,
1024 * detached from the iwl->rxq. The driver 'processed' index is updated.
1025 * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
1026 * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
1027 * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
1028 * were enough free buffers and RX_STALLED is set it is cleared.
1029 *
1030 *
1031 * Driver sequence:
1032 *
1033 * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
1034 * iwl3945_rx_queue_restock
1035 * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
1036 * queue, updates firmware pointers, and updates
1037 * the WRITE index. If insufficient rx_free buffers
1038 * are available, schedules iwl3945_rx_replenish
1039 *
1040 * -- enable interrupts --
1041 * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
1042 * READ INDEX, detaching the SKB from the pool.
1043 * Moves the packet buffer from queue to rx_used.
1044 * Calls iwl3945_rx_queue_restock to refill any empty
1045 * slots.
1046 * ...
1047 *
1048 */
1049
1050 /**
1051 * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
1052 */
1053 static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
1054 dma_addr_t dma_addr)
1055 {
1056 return cpu_to_le32((u32)dma_addr);
1057 }
1058
1059 /**
1060 * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
1061 *
1062 * If there are slots in the RX queue that need to be restocked,
1063 * and we have free pre-allocated buffers, fill the ranks as much
1064 * as we can, pulling from rx_free.
1065 *
1066 * This moves the 'write' index forward to catch up with 'processed', and
1067 * also updates the memory address in the firmware to reference the new
1068 * target buffer.
1069 */
1070 static int iwl3945_rx_queue_restock(struct iwl_priv *priv)
1071 {
1072 struct iwl_rx_queue *rxq = &priv->rxq;
1073 struct list_head *element;
1074 struct iwl_rx_mem_buffer *rxb;
1075 unsigned long flags;
1076 int write, rc;
1077
1078 spin_lock_irqsave(&rxq->lock, flags);
1079 write = rxq->write & ~0x7;
1080 while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
1081 /* Get next free Rx buffer, remove from free list */
1082 element = rxq->rx_free.next;
1083 rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
1084 list_del(element);
1085
1086 /* Point to Rx buffer via next RBD in circular buffer */
1087 rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->page_dma);
1088 rxq->queue[rxq->write] = rxb;
1089 rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
1090 rxq->free_count--;
1091 }
1092 spin_unlock_irqrestore(&rxq->lock, flags);
1093 /* If the pre-allocated buffer pool is dropping low, schedule to
1094 * refill it */
1095 if (rxq->free_count <= RX_LOW_WATERMARK)
1096 queue_work(priv->workqueue, &priv->rx_replenish);
1097
1098
1099 /* If we've added more space for the firmware to place data, tell it.
1100 * Increment device's write pointer in multiples of 8. */
1101 if ((rxq->write_actual != (rxq->write & ~0x7))
1102 || (abs(rxq->write - rxq->read) > 7)) {
1103 spin_lock_irqsave(&rxq->lock, flags);
1104 rxq->need_update = 1;
1105 spin_unlock_irqrestore(&rxq->lock, flags);
1106 rc = iwl_rx_queue_update_write_ptr(priv, rxq);
1107 if (rc)
1108 return rc;
1109 }
1110
1111 return 0;
1112 }
1113
1114 /**
1115 * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
1116 *
1117 * When moving to rx_free an SKB is allocated for the slot.
1118 *
1119 * Also restock the Rx queue via iwl3945_rx_queue_restock.
1120 * This is called as a scheduled work item (except for during initialization)
1121 */
1122 static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
1123 {
1124 struct iwl_rx_queue *rxq = &priv->rxq;
1125 struct list_head *element;
1126 struct iwl_rx_mem_buffer *rxb;
1127 struct page *page;
1128 unsigned long flags;
1129 gfp_t gfp_mask = priority;
1130
1131 while (1) {
1132 spin_lock_irqsave(&rxq->lock, flags);
1133
1134 if (list_empty(&rxq->rx_used)) {
1135 spin_unlock_irqrestore(&rxq->lock, flags);
1136 return;
1137 }
1138 spin_unlock_irqrestore(&rxq->lock, flags);
1139
1140 if (rxq->free_count > RX_LOW_WATERMARK)
1141 gfp_mask |= __GFP_NOWARN;
1142
1143 if (priv->hw_params.rx_page_order > 0)
1144 gfp_mask |= __GFP_COMP;
1145
1146 /* Alloc a new receive buffer */
1147 page = alloc_pages(gfp_mask, priv->hw_params.rx_page_order);
1148 if (!page) {
1149 if (net_ratelimit())
1150 IWL_DEBUG_INFO(priv, "Failed to allocate SKB buffer.\n");
1151 if ((rxq->free_count <= RX_LOW_WATERMARK) &&
1152 net_ratelimit())
1153 IWL_CRIT(priv, "Failed to allocate SKB buffer with %s. Only %u free buffers remaining.\n",
1154 priority == GFP_ATOMIC ? "GFP_ATOMIC" : "GFP_KERNEL",
1155 rxq->free_count);
1156 /* We don't reschedule replenish work here -- we will
1157 * call the restock method and if it still needs
1158 * more buffers it will schedule replenish */
1159 break;
1160 }
1161
1162 spin_lock_irqsave(&rxq->lock, flags);
1163 if (list_empty(&rxq->rx_used)) {
1164 spin_unlock_irqrestore(&rxq->lock, flags);
1165 __free_pages(page, priv->hw_params.rx_page_order);
1166 return;
1167 }
1168 element = rxq->rx_used.next;
1169 rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
1170 list_del(element);
1171 spin_unlock_irqrestore(&rxq->lock, flags);
1172
1173 rxb->page = page;
1174 /* Get physical address of RB/SKB */
1175 rxb->page_dma = pci_map_page(priv->pci_dev, page, 0,
1176 PAGE_SIZE << priv->hw_params.rx_page_order,
1177 PCI_DMA_FROMDEVICE);
1178
1179 spin_lock_irqsave(&rxq->lock, flags);
1180
1181 list_add_tail(&rxb->list, &rxq->rx_free);
1182 rxq->free_count++;
1183 priv->alloc_rxb_page++;
1184
1185 spin_unlock_irqrestore(&rxq->lock, flags);
1186 }
1187 }
1188
1189 void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
1190 {
1191 unsigned long flags;
1192 int i;
1193 spin_lock_irqsave(&rxq->lock, flags);
1194 INIT_LIST_HEAD(&rxq->rx_free);
1195 INIT_LIST_HEAD(&rxq->rx_used);
1196 /* Fill the rx_used queue with _all_ of the Rx buffers */
1197 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
1198 /* In the reset function, these buffers may have been allocated
1199 * to an SKB, so we need to unmap and free potential storage */
1200 if (rxq->pool[i].page != NULL) {
1201 pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
1202 PAGE_SIZE << priv->hw_params.rx_page_order,
1203 PCI_DMA_FROMDEVICE);
1204 __iwl_free_pages(priv, rxq->pool[i].page);
1205 rxq->pool[i].page = NULL;
1206 }
1207 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
1208 }
1209
1210 /* Set us so that we have processed and used all buffers, but have
1211 * not restocked the Rx queue with fresh buffers */
1212 rxq->read = rxq->write = 0;
1213 rxq->write_actual = 0;
1214 rxq->free_count = 0;
1215 spin_unlock_irqrestore(&rxq->lock, flags);
1216 }
1217
1218 void iwl3945_rx_replenish(void *data)
1219 {
1220 struct iwl_priv *priv = data;
1221 unsigned long flags;
1222
1223 iwl3945_rx_allocate(priv, GFP_KERNEL);
1224
1225 spin_lock_irqsave(&priv->lock, flags);
1226 iwl3945_rx_queue_restock(priv);
1227 spin_unlock_irqrestore(&priv->lock, flags);
1228 }
1229
1230 static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
1231 {
1232 iwl3945_rx_allocate(priv, GFP_ATOMIC);
1233
1234 iwl3945_rx_queue_restock(priv);
1235 }
1236
1237
1238 /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
1239 * If an SKB has been detached, the POOL needs to have its SKB set to NULL
1240 * This free routine walks the list of POOL entries and if SKB is set to
1241 * non NULL it is unmapped and freed
1242 */
1243 static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
1244 {
1245 int i;
1246 for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
1247 if (rxq->pool[i].page != NULL) {
1248 pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
1249 PAGE_SIZE << priv->hw_params.rx_page_order,
1250 PCI_DMA_FROMDEVICE);
1251 __iwl_free_pages(priv, rxq->pool[i].page);
1252 rxq->pool[i].page = NULL;
1253 }
1254 }
1255
1256 pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
1257 rxq->dma_addr);
1258 pci_free_consistent(priv->pci_dev, sizeof(struct iwl_rb_status),
1259 rxq->rb_stts, rxq->rb_stts_dma);
1260 rxq->bd = NULL;
1261 rxq->rb_stts = NULL;
1262 }
1263
1264
1265 /* Convert linear signal-to-noise ratio into dB */
1266 static u8 ratio2dB[100] = {
1267 /* 0 1 2 3 4 5 6 7 8 9 */
1268 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
1269 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
1270 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
1271 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
1272 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
1273 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
1274 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
1275 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
1276 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
1277 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
1278 };
1279
1280 /* Calculates a relative dB value from a ratio of linear
1281 * (i.e. not dB) signal levels.
1282 * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
1283 int iwl3945_calc_db_from_ratio(int sig_ratio)
1284 {
1285 /* 1000:1 or higher just report as 60 dB */
1286 if (sig_ratio >= 1000)
1287 return 60;
1288
1289 /* 100:1 or higher, divide by 10 and use table,
1290 * add 20 dB to make up for divide by 10 */
1291 if (sig_ratio >= 100)
1292 return 20 + (int)ratio2dB[sig_ratio/10];
1293
1294 /* We shouldn't see this */
1295 if (sig_ratio < 1)
1296 return 0;
1297
1298 /* Use table for ratios 1:1 - 99:1 */
1299 return (int)ratio2dB[sig_ratio];
1300 }
1301
1302 /**
1303 * iwl3945_rx_handle - Main entry function for receiving responses from uCode
1304 *
1305 * Uses the priv->rx_handlers callback function array to invoke
1306 * the appropriate handlers, including command responses,
1307 * frame-received notifications, and other notifications.
1308 */
1309 static void iwl3945_rx_handle(struct iwl_priv *priv)
1310 {
1311 struct iwl_rx_mem_buffer *rxb;
1312 struct iwl_rx_packet *pkt;
1313 struct iwl_rx_queue *rxq = &priv->rxq;
1314 u32 r, i;
1315 int reclaim;
1316 unsigned long flags;
1317 u8 fill_rx = 0;
1318 u32 count = 8;
1319 int total_empty = 0;
1320
1321 /* uCode's read index (stored in shared DRAM) indicates the last Rx
1322 * buffer that the driver may process (last buffer filled by ucode). */
1323 r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
1324 i = rxq->read;
1325
1326 /* calculate total frames need to be restock after handling RX */
1327 total_empty = r - rxq->write_actual;
1328 if (total_empty < 0)
1329 total_empty += RX_QUEUE_SIZE;
1330
1331 if (total_empty > (RX_QUEUE_SIZE / 2))
1332 fill_rx = 1;
1333 /* Rx interrupt, but nothing sent from uCode */
1334 if (i == r)
1335 IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
1336
1337 while (i != r) {
1338 rxb = rxq->queue[i];
1339
1340 /* If an RXB doesn't have a Rx queue slot associated with it,
1341 * then a bug has been introduced in the queue refilling
1342 * routines -- catch it here */
1343 BUG_ON(rxb == NULL);
1344
1345 rxq->queue[i] = NULL;
1346
1347 pci_unmap_page(priv->pci_dev, rxb->page_dma,
1348 PAGE_SIZE << priv->hw_params.rx_page_order,
1349 PCI_DMA_FROMDEVICE);
1350 pkt = rxb_addr(rxb);
1351
1352 trace_iwlwifi_dev_rx(priv, pkt,
1353 le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
1354
1355 /* Reclaim a command buffer only if this packet is a response
1356 * to a (driver-originated) command.
1357 * If the packet (e.g. Rx frame) originated from uCode,
1358 * there is no command buffer to reclaim.
1359 * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
1360 * but apparently a few don't get set; catch them here. */
1361 reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
1362 (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
1363 (pkt->hdr.cmd != REPLY_TX);
1364
1365 /* Based on type of command response or notification,
1366 * handle those that need handling via function in
1367 * rx_handlers table. See iwl3945_setup_rx_handlers() */
1368 if (priv->rx_handlers[pkt->hdr.cmd]) {
1369 IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r, i,
1370 get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
1371 priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
1372 priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
1373 } else {
1374 /* No handling needed */
1375 IWL_DEBUG_RX(priv,
1376 "r %d i %d No handler needed for %s, 0x%02x\n",
1377 r, i, get_cmd_string(pkt->hdr.cmd),
1378 pkt->hdr.cmd);
1379 }
1380
1381 /*
1382 * XXX: After here, we should always check rxb->page
1383 * against NULL before touching it or its virtual
1384 * memory (pkt). Because some rx_handler might have
1385 * already taken or freed the pages.
1386 */
1387
1388 if (reclaim) {
1389 /* Invoke any callbacks, transfer the buffer to caller,
1390 * and fire off the (possibly) blocking iwl_send_cmd()
1391 * as we reclaim the driver command queue */
1392 if (rxb->page)
1393 iwl_tx_cmd_complete(priv, rxb);
1394 else
1395 IWL_WARN(priv, "Claim null rxb?\n");
1396 }
1397
1398 /* Reuse the page if possible. For notification packets and
1399 * SKBs that fail to Rx correctly, add them back into the
1400 * rx_free list for reuse later. */
1401 spin_lock_irqsave(&rxq->lock, flags);
1402 if (rxb->page != NULL) {
1403 rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
1404 0, PAGE_SIZE << priv->hw_params.rx_page_order,
1405 PCI_DMA_FROMDEVICE);
1406 list_add_tail(&rxb->list, &rxq->rx_free);
1407 rxq->free_count++;
1408 } else
1409 list_add_tail(&rxb->list, &rxq->rx_used);
1410
1411 spin_unlock_irqrestore(&rxq->lock, flags);
1412
1413 i = (i + 1) & RX_QUEUE_MASK;
1414 /* If there are a lot of unused frames,
1415 * restock the Rx queue so ucode won't assert. */
1416 if (fill_rx) {
1417 count++;
1418 if (count >= 8) {
1419 rxq->read = i;
1420 iwl3945_rx_replenish_now(priv);
1421 count = 0;
1422 }
1423 }
1424 }
1425
1426 /* Backtrack one entry */
1427 rxq->read = i;
1428 if (fill_rx)
1429 iwl3945_rx_replenish_now(priv);
1430 else
1431 iwl3945_rx_queue_restock(priv);
1432 }
1433
1434 /* call this function to flush any scheduled tasklet */
1435 static inline void iwl_synchronize_irq(struct iwl_priv *priv)
1436 {
1437 /* wait to make sure we flush pending tasklet*/
1438 synchronize_irq(priv->pci_dev->irq);
1439 tasklet_kill(&priv->irq_tasklet);
1440 }
1441
1442 static const char *desc_lookup(int i)
1443 {
1444 switch (i) {
1445 case 1:
1446 return "FAIL";
1447 case 2:
1448 return "BAD_PARAM";
1449 case 3:
1450 return "BAD_CHECKSUM";
1451 case 4:
1452 return "NMI_INTERRUPT";
1453 case 5:
1454 return "SYSASSERT";
1455 case 6:
1456 return "FATAL_ERROR";
1457 }
1458
1459 return "UNKNOWN";
1460 }
1461
1462 #define ERROR_START_OFFSET (1 * sizeof(u32))
1463 #define ERROR_ELEM_SIZE (7 * sizeof(u32))
1464
1465 void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
1466 {
1467 u32 i;
1468 u32 desc, time, count, base, data1;
1469 u32 blink1, blink2, ilink1, ilink2;
1470
1471 base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
1472
1473 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
1474 IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
1475 return;
1476 }
1477
1478
1479 count = iwl_read_targ_mem(priv, base);
1480
1481 if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
1482 IWL_ERR(priv, "Start IWL Error Log Dump:\n");
1483 IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
1484 priv->status, count);
1485 }
1486
1487 IWL_ERR(priv, "Desc Time asrtPC blink2 "
1488 "ilink1 nmiPC Line\n");
1489 for (i = ERROR_START_OFFSET;
1490 i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
1491 i += ERROR_ELEM_SIZE) {
1492 desc = iwl_read_targ_mem(priv, base + i);
1493 time =
1494 iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
1495 blink1 =
1496 iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
1497 blink2 =
1498 iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
1499 ilink1 =
1500 iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
1501 ilink2 =
1502 iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
1503 data1 =
1504 iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
1505
1506 IWL_ERR(priv,
1507 "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
1508 desc_lookup(desc), desc, time, blink1, blink2,
1509 ilink1, ilink2, data1);
1510 trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, 0,
1511 0, blink1, blink2, ilink1, ilink2);
1512 }
1513 }
1514
1515 #define EVENT_START_OFFSET (6 * sizeof(u32))
1516
1517 /**
1518 * iwl3945_print_event_log - Dump error event log to syslog
1519 *
1520 */
1521 static void iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
1522 u32 num_events, u32 mode)
1523 {
1524 u32 i;
1525 u32 base; /* SRAM byte address of event log header */
1526 u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
1527 u32 ptr; /* SRAM byte address of log data */
1528 u32 ev, time, data; /* event log data */
1529 unsigned long reg_flags;
1530
1531 if (num_events == 0)
1532 return;
1533
1534 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
1535
1536 if (mode == 0)
1537 event_size = 2 * sizeof(u32);
1538 else
1539 event_size = 3 * sizeof(u32);
1540
1541 ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
1542
1543 /* Make sure device is powered up for SRAM reads */
1544 spin_lock_irqsave(&priv->reg_lock, reg_flags);
1545 iwl_grab_nic_access(priv);
1546
1547 /* Set starting address; reads will auto-increment */
1548 _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
1549 rmb();
1550
1551 /* "time" is actually "data" for mode 0 (no timestamp).
1552 * place event id # at far right for easier visual parsing. */
1553 for (i = 0; i < num_events; i++) {
1554 ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
1555 time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
1556 if (mode == 0) {
1557 /* data, ev */
1558 IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
1559 trace_iwlwifi_dev_ucode_event(priv, 0, time, ev);
1560 } else {
1561 data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
1562 IWL_ERR(priv, "%010u\t0x%08x\t%04u\n", time, data, ev);
1563 trace_iwlwifi_dev_ucode_event(priv, time, data, ev);
1564 }
1565 }
1566
1567 /* Allow device to power down */
1568 iwl_release_nic_access(priv);
1569 spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
1570 }
1571
1572 /**
1573 * iwl3945_print_last_event_logs - Dump the newest # of event log to syslog
1574 */
1575 static void iwl3945_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
1576 u32 num_wraps, u32 next_entry,
1577 u32 size, u32 mode)
1578 {
1579 /*
1580 * display the newest DEFAULT_LOG_ENTRIES entries
1581 * i.e the entries just before the next ont that uCode would fill.
1582 */
1583 if (num_wraps) {
1584 if (next_entry < size) {
1585 iwl3945_print_event_log(priv,
1586 capacity - (size - next_entry),
1587 size - next_entry, mode);
1588 iwl3945_print_event_log(priv, 0,
1589 next_entry, mode);
1590 } else
1591 iwl3945_print_event_log(priv, next_entry - size,
1592 size, mode);
1593 } else {
1594 if (next_entry < size)
1595 iwl3945_print_event_log(priv, 0, next_entry, mode);
1596 else
1597 iwl3945_print_event_log(priv, next_entry - size,
1598 size, mode);
1599 }
1600 }
1601
1602 /* For sanity check only. Actual size is determined by uCode, typ. 512 */
1603 #define IWL3945_MAX_EVENT_LOG_SIZE (512)
1604
1605 #define DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES (20)
1606
1607 void iwl3945_dump_nic_event_log(struct iwl_priv *priv, bool full_log)
1608 {
1609 u32 base; /* SRAM byte address of event log header */
1610 u32 capacity; /* event log capacity in # entries */
1611 u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
1612 u32 num_wraps; /* # times uCode wrapped to top of log */
1613 u32 next_entry; /* index of next entry to be written by uCode */
1614 u32 size; /* # entries that we'll print */
1615
1616 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
1617 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
1618 IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
1619 return;
1620 }
1621
1622 /* event log header */
1623 capacity = iwl_read_targ_mem(priv, base);
1624 mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
1625 num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
1626 next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
1627
1628 if (capacity > IWL3945_MAX_EVENT_LOG_SIZE) {
1629 IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
1630 capacity, IWL3945_MAX_EVENT_LOG_SIZE);
1631 capacity = IWL3945_MAX_EVENT_LOG_SIZE;
1632 }
1633
1634 if (next_entry > IWL3945_MAX_EVENT_LOG_SIZE) {
1635 IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
1636 next_entry, IWL3945_MAX_EVENT_LOG_SIZE);
1637 next_entry = IWL3945_MAX_EVENT_LOG_SIZE;
1638 }
1639
1640 size = num_wraps ? capacity : next_entry;
1641
1642 /* bail out if nothing in log */
1643 if (size == 0) {
1644 IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
1645 return;
1646 }
1647
1648 #ifdef CONFIG_IWLWIFI_DEBUG
1649 if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
1650 size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
1651 ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
1652 #else
1653 size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
1654 ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
1655 #endif
1656
1657 IWL_ERR(priv, "Start IWL Event Log Dump: display last %d count\n",
1658 size);
1659
1660 #ifdef CONFIG_IWLWIFI_DEBUG
1661 if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
1662 /* if uCode has wrapped back to top of log,
1663 * start at the oldest entry,
1664 * i.e the next one that uCode would fill.
1665 */
1666 if (num_wraps)
1667 iwl3945_print_event_log(priv, next_entry,
1668 capacity - next_entry, mode);
1669
1670 /* (then/else) start at top of log */
1671 iwl3945_print_event_log(priv, 0, next_entry, mode);
1672 } else
1673 iwl3945_print_last_event_logs(priv, capacity, num_wraps,
1674 next_entry, size, mode);
1675 #else
1676 iwl3945_print_last_event_logs(priv, capacity, num_wraps,
1677 next_entry, size, mode);
1678 #endif
1679
1680 }
1681
1682 static void iwl3945_irq_tasklet(struct iwl_priv *priv)
1683 {
1684 u32 inta, handled = 0;
1685 u32 inta_fh;
1686 unsigned long flags;
1687 #ifdef CONFIG_IWLWIFI_DEBUG
1688 u32 inta_mask;
1689 #endif
1690
1691 spin_lock_irqsave(&priv->lock, flags);
1692
1693 /* Ack/clear/reset pending uCode interrupts.
1694 * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
1695 * and will clear only when CSR_FH_INT_STATUS gets cleared. */
1696 inta = iwl_read32(priv, CSR_INT);
1697 iwl_write32(priv, CSR_INT, inta);
1698
1699 /* Ack/clear/reset pending flow-handler (DMA) interrupts.
1700 * Any new interrupts that happen after this, either while we're
1701 * in this tasklet, or later, will show up in next ISR/tasklet. */
1702 inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
1703 iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
1704
1705 #ifdef CONFIG_IWLWIFI_DEBUG
1706 if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
1707 /* just for debug */
1708 inta_mask = iwl_read32(priv, CSR_INT_MASK);
1709 IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
1710 inta, inta_mask, inta_fh);
1711 }
1712 #endif
1713
1714 spin_unlock_irqrestore(&priv->lock, flags);
1715
1716 /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
1717 * atomic, make sure that inta covers all the interrupts that
1718 * we've discovered, even if FH interrupt came in just after
1719 * reading CSR_INT. */
1720 if (inta_fh & CSR39_FH_INT_RX_MASK)
1721 inta |= CSR_INT_BIT_FH_RX;
1722 if (inta_fh & CSR39_FH_INT_TX_MASK)
1723 inta |= CSR_INT_BIT_FH_TX;
1724
1725 /* Now service all interrupt bits discovered above. */
1726 if (inta & CSR_INT_BIT_HW_ERR) {
1727 IWL_ERR(priv, "Hardware error detected. Restarting.\n");
1728
1729 /* Tell the device to stop sending interrupts */
1730 iwl_disable_interrupts(priv);
1731
1732 priv->isr_stats.hw++;
1733 iwl_irq_handle_error(priv);
1734
1735 handled |= CSR_INT_BIT_HW_ERR;
1736
1737 return;
1738 }
1739
1740 #ifdef CONFIG_IWLWIFI_DEBUG
1741 if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
1742 /* NIC fires this, but we don't use it, redundant with WAKEUP */
1743 if (inta & CSR_INT_BIT_SCD) {
1744 IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
1745 "the frame/frames.\n");
1746 priv->isr_stats.sch++;
1747 }
1748
1749 /* Alive notification via Rx interrupt will do the real work */
1750 if (inta & CSR_INT_BIT_ALIVE) {
1751 IWL_DEBUG_ISR(priv, "Alive interrupt\n");
1752 priv->isr_stats.alive++;
1753 }
1754 }
1755 #endif
1756 /* Safely ignore these bits for debug checks below */
1757 inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
1758
1759 /* Error detected by uCode */
1760 if (inta & CSR_INT_BIT_SW_ERR) {
1761 IWL_ERR(priv, "Microcode SW error detected. "
1762 "Restarting 0x%X.\n", inta);
1763 priv->isr_stats.sw++;
1764 priv->isr_stats.sw_err = inta;
1765 iwl_irq_handle_error(priv);
1766 handled |= CSR_INT_BIT_SW_ERR;
1767 }
1768
1769 /* uCode wakes up after power-down sleep */
1770 if (inta & CSR_INT_BIT_WAKEUP) {
1771 IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
1772 iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
1773 iwl_txq_update_write_ptr(priv, &priv->txq[0]);
1774 iwl_txq_update_write_ptr(priv, &priv->txq[1]);
1775 iwl_txq_update_write_ptr(priv, &priv->txq[2]);
1776 iwl_txq_update_write_ptr(priv, &priv->txq[3]);
1777 iwl_txq_update_write_ptr(priv, &priv->txq[4]);
1778 iwl_txq_update_write_ptr(priv, &priv->txq[5]);
1779
1780 priv->isr_stats.wakeup++;
1781 handled |= CSR_INT_BIT_WAKEUP;
1782 }
1783
1784 /* All uCode command responses, including Tx command responses,
1785 * Rx "responses" (frame-received notification), and other
1786 * notifications from uCode come through here*/
1787 if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
1788 iwl3945_rx_handle(priv);
1789 priv->isr_stats.rx++;
1790 handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
1791 }
1792
1793 if (inta & CSR_INT_BIT_FH_TX) {
1794 IWL_DEBUG_ISR(priv, "Tx interrupt\n");
1795 priv->isr_stats.tx++;
1796
1797 iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
1798 iwl_write_direct32(priv, FH39_TCSR_CREDIT
1799 (FH39_SRVC_CHNL), 0x0);
1800 handled |= CSR_INT_BIT_FH_TX;
1801 }
1802
1803 if (inta & ~handled) {
1804 IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
1805 priv->isr_stats.unhandled++;
1806 }
1807
1808 if (inta & ~priv->inta_mask) {
1809 IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
1810 inta & ~priv->inta_mask);
1811 IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
1812 }
1813
1814 /* Re-enable all interrupts */
1815 /* only Re-enable if disabled by irq */
1816 if (test_bit(STATUS_INT_ENABLED, &priv->status))
1817 iwl_enable_interrupts(priv);
1818
1819 #ifdef CONFIG_IWLWIFI_DEBUG
1820 if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
1821 inta = iwl_read32(priv, CSR_INT);
1822 inta_mask = iwl_read32(priv, CSR_INT_MASK);
1823 inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
1824 IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
1825 "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
1826 }
1827 #endif
1828 }
1829
1830 static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
1831 enum ieee80211_band band,
1832 u8 is_active, u8 n_probes,
1833 struct iwl3945_scan_channel *scan_ch)
1834 {
1835 struct ieee80211_channel *chan;
1836 const struct ieee80211_supported_band *sband;
1837 const struct iwl_channel_info *ch_info;
1838 u16 passive_dwell = 0;
1839 u16 active_dwell = 0;
1840 int added, i;
1841
1842 sband = iwl_get_hw_mode(priv, band);
1843 if (!sband)
1844 return 0;
1845
1846 active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
1847 passive_dwell = iwl_get_passive_dwell_time(priv, band);
1848
1849 if (passive_dwell <= active_dwell)
1850 passive_dwell = active_dwell + 1;
1851
1852 for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
1853 chan = priv->scan_request->channels[i];
1854
1855 if (chan->band != band)
1856 continue;
1857
1858 scan_ch->channel = chan->hw_value;
1859
1860 ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
1861 if (!is_channel_valid(ch_info)) {
1862 IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
1863 scan_ch->channel);
1864 continue;
1865 }
1866
1867 scan_ch->active_dwell = cpu_to_le16(active_dwell);
1868 scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
1869 /* If passive , set up for auto-switch
1870 * and use long active_dwell time.
1871 */
1872 if (!is_active || is_channel_passive(ch_info) ||
1873 (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
1874 scan_ch->type = 0; /* passive */
1875 if (IWL_UCODE_API(priv->ucode_ver) == 1)
1876 scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
1877 } else {
1878 scan_ch->type = 1; /* active */
1879 }
1880
1881 /* Set direct probe bits. These may be used both for active
1882 * scan channels (probes gets sent right away),
1883 * or for passive channels (probes get se sent only after
1884 * hearing clear Rx packet).*/
1885 if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
1886 if (n_probes)
1887 scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
1888 } else {
1889 /* uCode v1 does not allow setting direct probe bits on
1890 * passive channel. */
1891 if ((scan_ch->type & 1) && n_probes)
1892 scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
1893 }
1894
1895 /* Set txpower levels to defaults */
1896 scan_ch->tpc.dsp_atten = 110;
1897 /* scan_pwr_info->tpc.dsp_atten; */
1898
1899 /*scan_pwr_info->tpc.tx_gain; */
1900 if (band == IEEE80211_BAND_5GHZ)
1901 scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
1902 else {
1903 scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
1904 /* NOTE: if we were doing 6Mb OFDM for scans we'd use
1905 * power level:
1906 * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
1907 */
1908 }
1909
1910 IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
1911 scan_ch->channel,
1912 (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
1913 (scan_ch->type & 1) ?
1914 active_dwell : passive_dwell);
1915
1916 scan_ch++;
1917 added++;
1918 }
1919
1920 IWL_DEBUG_SCAN(priv, "total channels to scan %d \n", added);
1921 return added;
1922 }
1923
1924 static void iwl3945_init_hw_rates(struct iwl_priv *priv,
1925 struct ieee80211_rate *rates)
1926 {
1927 int i;
1928
1929 for (i = 0; i < IWL_RATE_COUNT; i++) {
1930 rates[i].bitrate = iwl3945_rates[i].ieee * 5;
1931 rates[i].hw_value = i; /* Rate scaling will work on indexes */
1932 rates[i].hw_value_short = i;
1933 rates[i].flags = 0;
1934 if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
1935 /*
1936 * If CCK != 1M then set short preamble rate flag.
1937 */
1938 rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
1939 0 : IEEE80211_RATE_SHORT_PREAMBLE;
1940 }
1941 }
1942 }
1943
1944 /******************************************************************************
1945 *
1946 * uCode download functions
1947 *
1948 ******************************************************************************/
1949
1950 static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
1951 {
1952 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
1953 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
1954 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
1955 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
1956 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
1957 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
1958 }
1959
1960 /**
1961 * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
1962 * looking at all data.
1963 */
1964 static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
1965 {
1966 u32 val;
1967 u32 save_len = len;
1968 int rc = 0;
1969 u32 errcnt;
1970
1971 IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
1972
1973 iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
1974 IWL39_RTC_INST_LOWER_BOUND);
1975
1976 errcnt = 0;
1977 for (; len > 0; len -= sizeof(u32), image++) {
1978 /* read data comes through single port, auto-incr addr */
1979 /* NOTE: Use the debugless read so we don't flood kernel log
1980 * if IWL_DL_IO is set */
1981 val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
1982 if (val != le32_to_cpu(*image)) {
1983 IWL_ERR(priv, "uCode INST section is invalid at "
1984 "offset 0x%x, is 0x%x, s/b 0x%x\n",
1985 save_len - len, val, le32_to_cpu(*image));
1986 rc = -EIO;
1987 errcnt++;
1988 if (errcnt >= 20)
1989 break;
1990 }
1991 }
1992
1993
1994 if (!errcnt)
1995 IWL_DEBUG_INFO(priv,
1996 "ucode image in INSTRUCTION memory is good\n");
1997
1998 return rc;
1999 }
2000
2001
2002 /**
2003 * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
2004 * using sample data 100 bytes apart. If these sample points are good,
2005 * it's a pretty good bet that everything between them is good, too.
2006 */
2007 static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
2008 {
2009 u32 val;
2010 int rc = 0;
2011 u32 errcnt = 0;
2012 u32 i;
2013
2014 IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
2015
2016 for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
2017 /* read data comes through single port, auto-incr addr */
2018 /* NOTE: Use the debugless read so we don't flood kernel log
2019 * if IWL_DL_IO is set */
2020 iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
2021 i + IWL39_RTC_INST_LOWER_BOUND);
2022 val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
2023 if (val != le32_to_cpu(*image)) {
2024 #if 0 /* Enable this if you want to see details */
2025 IWL_ERR(priv, "uCode INST section is invalid at "
2026 "offset 0x%x, is 0x%x, s/b 0x%x\n",
2027 i, val, *image);
2028 #endif
2029 rc = -EIO;
2030 errcnt++;
2031 if (errcnt >= 3)
2032 break;
2033 }
2034 }
2035
2036 return rc;
2037 }
2038
2039
2040 /**
2041 * iwl3945_verify_ucode - determine which instruction image is in SRAM,
2042 * and verify its contents
2043 */
2044 static int iwl3945_verify_ucode(struct iwl_priv *priv)
2045 {
2046 __le32 *image;
2047 u32 len;
2048 int rc = 0;
2049
2050 /* Try bootstrap */
2051 image = (__le32 *)priv->ucode_boot.v_addr;
2052 len = priv->ucode_boot.len;
2053 rc = iwl3945_verify_inst_sparse(priv, image, len);
2054 if (rc == 0) {
2055 IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
2056 return 0;
2057 }
2058
2059 /* Try initialize */
2060 image = (__le32 *)priv->ucode_init.v_addr;
2061 len = priv->ucode_init.len;
2062 rc = iwl3945_verify_inst_sparse(priv, image, len);
2063 if (rc == 0) {
2064 IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
2065 return 0;
2066 }
2067
2068 /* Try runtime/protocol */
2069 image = (__le32 *)priv->ucode_code.v_addr;
2070 len = priv->ucode_code.len;
2071 rc = iwl3945_verify_inst_sparse(priv, image, len);
2072 if (rc == 0) {
2073 IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
2074 return 0;
2075 }
2076
2077 IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
2078
2079 /* Since nothing seems to match, show first several data entries in
2080 * instruction SRAM, so maybe visual inspection will give a clue.
2081 * Selection of bootstrap image (vs. other images) is arbitrary. */
2082 image = (__le32 *)priv->ucode_boot.v_addr;
2083 len = priv->ucode_boot.len;
2084 rc = iwl3945_verify_inst_full(priv, image, len);
2085
2086 return rc;
2087 }
2088
2089 static void iwl3945_nic_start(struct iwl_priv *priv)
2090 {
2091 /* Remove all resets to allow NIC to operate */
2092 iwl_write32(priv, CSR_RESET, 0);
2093 }
2094
2095 /**
2096 * iwl3945_read_ucode - Read uCode images from disk file.
2097 *
2098 * Copy into buffers for card to fetch via bus-mastering
2099 */
2100 static int iwl3945_read_ucode(struct iwl_priv *priv)
2101 {
2102 const struct iwl_ucode_header *ucode;
2103 int ret = -EINVAL, index;
2104 const struct firmware *ucode_raw;
2105 /* firmware file name contains uCode/driver compatibility version */
2106 const char *name_pre = priv->cfg->fw_name_pre;
2107 const unsigned int api_max = priv->cfg->ucode_api_max;
2108 const unsigned int api_min = priv->cfg->ucode_api_min;
2109 char buf[25];
2110 u8 *src;
2111 size_t len;
2112 u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
2113
2114 /* Ask kernel firmware_class module to get the boot firmware off disk.
2115 * request_firmware() is synchronous, file is in memory on return. */
2116 for (index = api_max; index >= api_min; index--) {
2117 sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
2118 ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
2119 if (ret < 0) {
2120 IWL_ERR(priv, "%s firmware file req failed: %d\n",
2121 buf, ret);
2122 if (ret == -ENOENT)
2123 continue;
2124 else
2125 goto error;
2126 } else {
2127 if (index < api_max)
2128 IWL_ERR(priv, "Loaded firmware %s, "
2129 "which is deprecated. "
2130 " Please use API v%u instead.\n",
2131 buf, api_max);
2132 IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
2133 "(%zd bytes) from disk\n",
2134 buf, ucode_raw->size);
2135 break;
2136 }
2137 }
2138
2139 if (ret < 0)
2140 goto error;
2141
2142 /* Make sure that we got at least our header! */
2143 if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
2144 IWL_ERR(priv, "File size way too small!\n");
2145 ret = -EINVAL;
2146 goto err_release;
2147 }
2148
2149 /* Data from ucode file: header followed by uCode images */
2150 ucode = (struct iwl_ucode_header *)ucode_raw->data;
2151
2152 priv->ucode_ver = le32_to_cpu(ucode->ver);
2153 api_ver = IWL_UCODE_API(priv->ucode_ver);
2154 inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
2155 data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
2156 init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
2157 init_data_size =
2158 priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
2159 boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
2160 src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
2161
2162 /* api_ver should match the api version forming part of the
2163 * firmware filename ... but we don't check for that and only rely
2164 * on the API version read from firmware header from here on forward */
2165
2166 if (api_ver < api_min || api_ver > api_max) {
2167 IWL_ERR(priv, "Driver unable to support your firmware API. "
2168 "Driver supports v%u, firmware is v%u.\n",
2169 api_max, api_ver);
2170 priv->ucode_ver = 0;
2171 ret = -EINVAL;
2172 goto err_release;
2173 }
2174 if (api_ver != api_max)
2175 IWL_ERR(priv, "Firmware has old API version. Expected %u, "
2176 "got %u. New firmware can be obtained "
2177 "from http://www.intellinuxwireless.org.\n",
2178 api_max, api_ver);
2179
2180 IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
2181 IWL_UCODE_MAJOR(priv->ucode_ver),
2182 IWL_UCODE_MINOR(priv->ucode_ver),
2183 IWL_UCODE_API(priv->ucode_ver),
2184 IWL_UCODE_SERIAL(priv->ucode_ver));
2185
2186 snprintf(priv->hw->wiphy->fw_version,
2187 sizeof(priv->hw->wiphy->fw_version),
2188 "%u.%u.%u.%u",
2189 IWL_UCODE_MAJOR(priv->ucode_ver),
2190 IWL_UCODE_MINOR(priv->ucode_ver),
2191 IWL_UCODE_API(priv->ucode_ver),
2192 IWL_UCODE_SERIAL(priv->ucode_ver));
2193
2194 IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
2195 priv->ucode_ver);
2196 IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
2197 inst_size);
2198 IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
2199 data_size);
2200 IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
2201 init_size);
2202 IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
2203 init_data_size);
2204 IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
2205 boot_size);
2206
2207
2208 /* Verify size of file vs. image size info in file's header */
2209 if (ucode_raw->size != priv->cfg->ops->ucode->get_header_size(api_ver) +
2210 inst_size + data_size + init_size +
2211 init_data_size + boot_size) {
2212
2213 IWL_DEBUG_INFO(priv,
2214 "uCode file size %zd does not match expected size\n",
2215 ucode_raw->size);
2216 ret = -EINVAL;
2217 goto err_release;
2218 }
2219
2220 /* Verify that uCode images will fit in card's SRAM */
2221 if (inst_size > IWL39_MAX_INST_SIZE) {
2222 IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
2223 inst_size);
2224 ret = -EINVAL;
2225 goto err_release;
2226 }
2227
2228 if (data_size > IWL39_MAX_DATA_SIZE) {
2229 IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
2230 data_size);
2231 ret = -EINVAL;
2232 goto err_release;
2233 }
2234 if (init_size > IWL39_MAX_INST_SIZE) {
2235 IWL_DEBUG_INFO(priv,
2236 "uCode init instr len %d too large to fit in\n",
2237 init_size);
2238 ret = -EINVAL;
2239 goto err_release;
2240 }
2241 if (init_data_size > IWL39_MAX_DATA_SIZE) {
2242 IWL_DEBUG_INFO(priv,
2243 "uCode init data len %d too large to fit in\n",
2244 init_data_size);
2245 ret = -EINVAL;
2246 goto err_release;
2247 }
2248 if (boot_size > IWL39_MAX_BSM_SIZE) {
2249 IWL_DEBUG_INFO(priv,
2250 "uCode boot instr len %d too large to fit in\n",
2251 boot_size);
2252 ret = -EINVAL;
2253 goto err_release;
2254 }
2255
2256 /* Allocate ucode buffers for card's bus-master loading ... */
2257
2258 /* Runtime instructions and 2 copies of data:
2259 * 1) unmodified from disk
2260 * 2) backup cache for save/restore during power-downs */
2261 priv->ucode_code.len = inst_size;
2262 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
2263
2264 priv->ucode_data.len = data_size;
2265 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
2266
2267 priv->ucode_data_backup.len = data_size;
2268 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
2269
2270 if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
2271 !priv->ucode_data_backup.v_addr)
2272 goto err_pci_alloc;
2273
2274 /* Initialization instructions and data */
2275 if (init_size && init_data_size) {
2276 priv->ucode_init.len = init_size;
2277 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
2278
2279 priv->ucode_init_data.len = init_data_size;
2280 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
2281
2282 if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
2283 goto err_pci_alloc;
2284 }
2285
2286 /* Bootstrap (instructions only, no data) */
2287 if (boot_size) {
2288 priv->ucode_boot.len = boot_size;
2289 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
2290
2291 if (!priv->ucode_boot.v_addr)
2292 goto err_pci_alloc;
2293 }
2294
2295 /* Copy images into buffers for card's bus-master reads ... */
2296
2297 /* Runtime instructions (first block of data in file) */
2298 len = inst_size;
2299 IWL_DEBUG_INFO(priv,
2300 "Copying (but not loading) uCode instr len %zd\n", len);
2301 memcpy(priv->ucode_code.v_addr, src, len);
2302 src += len;
2303
2304 IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
2305 priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
2306
2307 /* Runtime data (2nd block)
2308 * NOTE: Copy into backup buffer will be done in iwl3945_up() */
2309 len = data_size;
2310 IWL_DEBUG_INFO(priv,
2311 "Copying (but not loading) uCode data len %zd\n", len);
2312 memcpy(priv->ucode_data.v_addr, src, len);
2313 memcpy(priv->ucode_data_backup.v_addr, src, len);
2314 src += len;
2315
2316 /* Initialization instructions (3rd block) */
2317 if (init_size) {
2318 len = init_size;
2319 IWL_DEBUG_INFO(priv,
2320 "Copying (but not loading) init instr len %zd\n", len);
2321 memcpy(priv->ucode_init.v_addr, src, len);
2322 src += len;
2323 }
2324
2325 /* Initialization data (4th block) */
2326 if (init_data_size) {
2327 len = init_data_size;
2328 IWL_DEBUG_INFO(priv,
2329 "Copying (but not loading) init data len %zd\n", len);
2330 memcpy(priv->ucode_init_data.v_addr, src, len);
2331 src += len;
2332 }
2333
2334 /* Bootstrap instructions (5th block) */
2335 len = boot_size;
2336 IWL_DEBUG_INFO(priv,
2337 "Copying (but not loading) boot instr len %zd\n", len);
2338 memcpy(priv->ucode_boot.v_addr, src, len);
2339
2340 /* We have our copies now, allow OS release its copies */
2341 release_firmware(ucode_raw);
2342 return 0;
2343
2344 err_pci_alloc:
2345 IWL_ERR(priv, "failed to allocate pci memory\n");
2346 ret = -ENOMEM;
2347 iwl3945_dealloc_ucode_pci(priv);
2348
2349 err_release:
2350 release_firmware(ucode_raw);
2351
2352 error:
2353 return ret;
2354 }
2355
2356
2357 /**
2358 * iwl3945_set_ucode_ptrs - Set uCode address location
2359 *
2360 * Tell initialization uCode where to find runtime uCode.
2361 *
2362 * BSM registers initially contain pointers to initialization uCode.
2363 * We need to replace them to load runtime uCode inst and data,
2364 * and to save runtime data when powering down.
2365 */
2366 static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
2367 {
2368 dma_addr_t pinst;
2369 dma_addr_t pdata;
2370
2371 /* bits 31:0 for 3945 */
2372 pinst = priv->ucode_code.p_addr;
2373 pdata = priv->ucode_data_backup.p_addr;
2374
2375 /* Tell bootstrap uCode where to find image to load */
2376 iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
2377 iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
2378 iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
2379 priv->ucode_data.len);
2380
2381 /* Inst byte count must be last to set up, bit 31 signals uCode
2382 * that all new ptr/size info is in place */
2383 iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
2384 priv->ucode_code.len | BSM_DRAM_INST_LOAD);
2385
2386 IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
2387
2388 return 0;
2389 }
2390
2391 /**
2392 * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
2393 *
2394 * Called after REPLY_ALIVE notification received from "initialize" uCode.
2395 *
2396 * Tell "initialize" uCode to go ahead and load the runtime uCode.
2397 */
2398 static void iwl3945_init_alive_start(struct iwl_priv *priv)
2399 {
2400 /* Check alive response for "valid" sign from uCode */
2401 if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
2402 /* We had an error bringing up the hardware, so take it
2403 * all the way back down so we can try again */
2404 IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
2405 goto restart;
2406 }
2407
2408 /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
2409 * This is a paranoid check, because we would not have gotten the
2410 * "initialize" alive if code weren't properly loaded. */
2411 if (iwl3945_verify_ucode(priv)) {
2412 /* Runtime instruction load was bad;
2413 * take it all the way back down so we can try again */
2414 IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
2415 goto restart;
2416 }
2417
2418 /* Send pointers to protocol/runtime uCode image ... init code will
2419 * load and launch runtime uCode, which will send us another "Alive"
2420 * notification. */
2421 IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
2422 if (iwl3945_set_ucode_ptrs(priv)) {
2423 /* Runtime instruction load won't happen;
2424 * take it all the way back down so we can try again */
2425 IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
2426 goto restart;
2427 }
2428 return;
2429
2430 restart:
2431 queue_work(priv->workqueue, &priv->restart);
2432 }
2433
2434 /**
2435 * iwl3945_alive_start - called after REPLY_ALIVE notification received
2436 * from protocol/runtime uCode (initialization uCode's
2437 * Alive gets handled by iwl3945_init_alive_start()).
2438 */
2439 static void iwl3945_alive_start(struct iwl_priv *priv)
2440 {
2441 int thermal_spin = 0;
2442 u32 rfkill;
2443
2444 IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
2445
2446 if (priv->card_alive.is_valid != UCODE_VALID_OK) {
2447 /* We had an error bringing up the hardware, so take it
2448 * all the way back down so we can try again */
2449 IWL_DEBUG_INFO(priv, "Alive failed.\n");
2450 goto restart;
2451 }
2452
2453 /* Initialize uCode has loaded Runtime uCode ... verify inst image.
2454 * This is a paranoid check, because we would not have gotten the
2455 * "runtime" alive if code weren't properly loaded. */
2456 if (iwl3945_verify_ucode(priv)) {
2457 /* Runtime instruction load was bad;
2458 * take it all the way back down so we can try again */
2459 IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
2460 goto restart;
2461 }
2462
2463 iwl_clear_stations_table(priv);
2464
2465 rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
2466 IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
2467
2468 if (rfkill & 0x1) {
2469 clear_bit(STATUS_RF_KILL_HW, &priv->status);
2470 /* if RFKILL is not on, then wait for thermal
2471 * sensor in adapter to kick in */
2472 while (iwl3945_hw_get_temperature(priv) == 0) {
2473 thermal_spin++;
2474 udelay(10);
2475 }
2476
2477 if (thermal_spin)
2478 IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
2479 thermal_spin * 10);
2480 } else
2481 set_bit(STATUS_RF_KILL_HW, &priv->status);
2482
2483 /* After the ALIVE response, we can send commands to 3945 uCode */
2484 set_bit(STATUS_ALIVE, &priv->status);
2485
2486 if (iwl_is_rfkill(priv))
2487 return;
2488
2489 ieee80211_wake_queues(priv->hw);
2490
2491 priv->active_rate = priv->rates_mask;
2492 priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
2493
2494 iwl_power_update_mode(priv, true);
2495
2496 if (iwl_is_associated(priv)) {
2497 struct iwl3945_rxon_cmd *active_rxon =
2498 (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
2499
2500 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
2501 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
2502 } else {
2503 /* Initialize our rx_config data */
2504 iwl_connection_init_rx_config(priv, priv->iw_mode);
2505 }
2506
2507 /* Configure Bluetooth device coexistence support */
2508 iwl_send_bt_config(priv);
2509
2510 /* Configure the adapter for unassociated operation */
2511 iwlcore_commit_rxon(priv);
2512
2513 iwl3945_reg_txpower_periodic(priv);
2514
2515 iwl_leds_init(priv);
2516
2517 IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
2518 set_bit(STATUS_READY, &priv->status);
2519 wake_up_interruptible(&priv->wait_command_queue);
2520
2521 /* reassociate for ADHOC mode */
2522 if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
2523 struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
2524 priv->vif);
2525 if (beacon)
2526 iwl_mac_beacon_update(priv->hw, beacon);
2527 }
2528
2529 if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
2530 iwl_set_mode(priv, priv->iw_mode);
2531
2532 return;
2533
2534 restart:
2535 queue_work(priv->workqueue, &priv->restart);
2536 }
2537
2538 static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
2539
2540 static void __iwl3945_down(struct iwl_priv *priv)
2541 {
2542 unsigned long flags;
2543 int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
2544 struct ieee80211_conf *conf = NULL;
2545
2546 IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
2547
2548 conf = ieee80211_get_hw_conf(priv->hw);
2549
2550 if (!exit_pending)
2551 set_bit(STATUS_EXIT_PENDING, &priv->status);
2552
2553 iwl_clear_stations_table(priv);
2554
2555 /* Unblock any waiting calls */
2556 wake_up_interruptible_all(&priv->wait_command_queue);
2557
2558 /* Wipe out the EXIT_PENDING status bit if we are not actually
2559 * exiting the module */
2560 if (!exit_pending)
2561 clear_bit(STATUS_EXIT_PENDING, &priv->status);
2562
2563 /* stop and reset the on-board processor */
2564 iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
2565
2566 /* tell the device to stop sending interrupts */
2567 spin_lock_irqsave(&priv->lock, flags);
2568 iwl_disable_interrupts(priv);
2569 spin_unlock_irqrestore(&priv->lock, flags);
2570 iwl_synchronize_irq(priv);
2571
2572 if (priv->mac80211_registered)
2573 ieee80211_stop_queues(priv->hw);
2574
2575 /* If we have not previously called iwl3945_init() then
2576 * clear all bits but the RF Kill bits and return */
2577 if (!iwl_is_init(priv)) {
2578 priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
2579 STATUS_RF_KILL_HW |
2580 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
2581 STATUS_GEO_CONFIGURED |
2582 test_bit(STATUS_EXIT_PENDING, &priv->status) <<
2583 STATUS_EXIT_PENDING;
2584 goto exit;
2585 }
2586
2587 /* ...otherwise clear out all the status bits but the RF Kill
2588 * bit and continue taking the NIC down. */
2589 priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
2590 STATUS_RF_KILL_HW |
2591 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
2592 STATUS_GEO_CONFIGURED |
2593 test_bit(STATUS_FW_ERROR, &priv->status) <<
2594 STATUS_FW_ERROR |
2595 test_bit(STATUS_EXIT_PENDING, &priv->status) <<
2596 STATUS_EXIT_PENDING;
2597
2598 iwl3945_hw_txq_ctx_stop(priv);
2599 iwl3945_hw_rxq_stop(priv);
2600
2601 /* Power-down device's busmaster DMA clocks */
2602 iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
2603 udelay(5);
2604
2605 /* Stop the device, and put it in low power state */
2606 priv->cfg->ops->lib->apm_ops.stop(priv);
2607
2608 exit:
2609 memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
2610
2611 if (priv->ibss_beacon)
2612 dev_kfree_skb(priv->ibss_beacon);
2613 priv->ibss_beacon = NULL;
2614
2615 /* clear out any free frames */
2616 iwl3945_clear_free_frames(priv);
2617 }
2618
2619 static void iwl3945_down(struct iwl_priv *priv)
2620 {
2621 mutex_lock(&priv->mutex);
2622 __iwl3945_down(priv);
2623 mutex_unlock(&priv->mutex);
2624
2625 iwl3945_cancel_deferred_work(priv);
2626 }
2627
2628 #define MAX_HW_RESTARTS 5
2629
2630 static int __iwl3945_up(struct iwl_priv *priv)
2631 {
2632 int rc, i;
2633
2634 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
2635 IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
2636 return -EIO;
2637 }
2638
2639 if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
2640 IWL_ERR(priv, "ucode not available for device bring up\n");
2641 return -EIO;
2642 }
2643
2644 /* If platform's RF_KILL switch is NOT set to KILL */
2645 if (iwl_read32(priv, CSR_GP_CNTRL) &
2646 CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
2647 clear_bit(STATUS_RF_KILL_HW, &priv->status);
2648 else {
2649 set_bit(STATUS_RF_KILL_HW, &priv->status);
2650 IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
2651 return -ENODEV;
2652 }
2653
2654 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
2655
2656 rc = iwl3945_hw_nic_init(priv);
2657 if (rc) {
2658 IWL_ERR(priv, "Unable to int nic\n");
2659 return rc;
2660 }
2661
2662 /* make sure rfkill handshake bits are cleared */
2663 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2664 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
2665 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
2666
2667 /* clear (again), then enable host interrupts */
2668 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
2669 iwl_enable_interrupts(priv);
2670
2671 /* really make sure rfkill handshake bits are cleared */
2672 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2673 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2674
2675 /* Copy original ucode data image from disk into backup cache.
2676 * This will be used to initialize the on-board processor's
2677 * data SRAM for a clean start when the runtime program first loads. */
2678 memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
2679 priv->ucode_data.len);
2680
2681 /* We return success when we resume from suspend and rf_kill is on. */
2682 if (test_bit(STATUS_RF_KILL_HW, &priv->status))
2683 return 0;
2684
2685 for (i = 0; i < MAX_HW_RESTARTS; i++) {
2686
2687 iwl_clear_stations_table(priv);
2688
2689 /* load bootstrap state machine,
2690 * load bootstrap program into processor's memory,
2691 * prepare to load the "initialize" uCode */
2692 priv->cfg->ops->lib->load_ucode(priv);
2693
2694 if (rc) {
2695 IWL_ERR(priv,
2696 "Unable to set up bootstrap uCode: %d\n", rc);
2697 continue;
2698 }
2699
2700 /* start card; "initialize" will load runtime ucode */
2701 iwl3945_nic_start(priv);
2702
2703 IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
2704
2705 return 0;
2706 }
2707
2708 set_bit(STATUS_EXIT_PENDING, &priv->status);
2709 __iwl3945_down(priv);
2710 clear_bit(STATUS_EXIT_PENDING, &priv->status);
2711
2712 /* tried to restart and config the device for as long as our
2713 * patience could withstand */
2714 IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
2715 return -EIO;
2716 }
2717
2718
2719 /*****************************************************************************
2720 *
2721 * Workqueue callbacks
2722 *
2723 *****************************************************************************/
2724
2725 static void iwl3945_bg_init_alive_start(struct work_struct *data)
2726 {
2727 struct iwl_priv *priv =
2728 container_of(data, struct iwl_priv, init_alive_start.work);
2729
2730 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2731 return;
2732
2733 mutex_lock(&priv->mutex);
2734 iwl3945_init_alive_start(priv);
2735 mutex_unlock(&priv->mutex);
2736 }
2737
2738 static void iwl3945_bg_alive_start(struct work_struct *data)
2739 {
2740 struct iwl_priv *priv =
2741 container_of(data, struct iwl_priv, alive_start.work);
2742
2743 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2744 return;
2745
2746 mutex_lock(&priv->mutex);
2747 iwl3945_alive_start(priv);
2748 mutex_unlock(&priv->mutex);
2749 }
2750
2751 /*
2752 * 3945 cannot interrupt driver when hardware rf kill switch toggles;
2753 * driver must poll CSR_GP_CNTRL_REG register for change. This register
2754 * *is* readable even when device has been SW_RESET into low power mode
2755 * (e.g. during RF KILL).
2756 */
2757 static void iwl3945_rfkill_poll(struct work_struct *data)
2758 {
2759 struct iwl_priv *priv =
2760 container_of(data, struct iwl_priv, rfkill_poll.work);
2761 bool old_rfkill = test_bit(STATUS_RF_KILL_HW, &priv->status);
2762 bool new_rfkill = !(iwl_read32(priv, CSR_GP_CNTRL)
2763 & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW);
2764
2765 if (new_rfkill != old_rfkill) {
2766 if (new_rfkill)
2767 set_bit(STATUS_RF_KILL_HW, &priv->status);
2768 else
2769 clear_bit(STATUS_RF_KILL_HW, &priv->status);
2770
2771 wiphy_rfkill_set_hw_state(priv->hw->wiphy, new_rfkill);
2772
2773 IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
2774 new_rfkill ? "disable radio" : "enable radio");
2775 }
2776
2777 /* Keep this running, even if radio now enabled. This will be
2778 * cancelled in mac_start() if system decides to start again */
2779 queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
2780 round_jiffies_relative(2 * HZ));
2781
2782 }
2783
2784 #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
2785 static void iwl3945_bg_request_scan(struct work_struct *data)
2786 {
2787 struct iwl_priv *priv =
2788 container_of(data, struct iwl_priv, request_scan);
2789 struct iwl_host_cmd cmd = {
2790 .id = REPLY_SCAN_CMD,
2791 .len = sizeof(struct iwl3945_scan_cmd),
2792 .flags = CMD_SIZE_HUGE,
2793 };
2794 int rc = 0;
2795 struct iwl3945_scan_cmd *scan;
2796 struct ieee80211_conf *conf = NULL;
2797 u8 n_probes = 0;
2798 enum ieee80211_band band;
2799 bool is_active = false;
2800
2801 conf = ieee80211_get_hw_conf(priv->hw);
2802
2803 mutex_lock(&priv->mutex);
2804
2805 cancel_delayed_work(&priv->scan_check);
2806
2807 if (!iwl_is_ready(priv)) {
2808 IWL_WARN(priv, "request scan called when driver not ready.\n");
2809 goto done;
2810 }
2811
2812 /* Make sure the scan wasn't canceled before this queued work
2813 * was given the chance to run... */
2814 if (!test_bit(STATUS_SCANNING, &priv->status))
2815 goto done;
2816
2817 /* This should never be called or scheduled if there is currently
2818 * a scan active in the hardware. */
2819 if (test_bit(STATUS_SCAN_HW, &priv->status)) {
2820 IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
2821 "Ignoring second request.\n");
2822 rc = -EIO;
2823 goto done;
2824 }
2825
2826 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
2827 IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
2828 goto done;
2829 }
2830
2831 if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
2832 IWL_DEBUG_HC(priv,
2833 "Scan request while abort pending. Queuing.\n");
2834 goto done;
2835 }
2836
2837 if (iwl_is_rfkill(priv)) {
2838 IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
2839 goto done;
2840 }
2841
2842 if (!test_bit(STATUS_READY, &priv->status)) {
2843 IWL_DEBUG_HC(priv,
2844 "Scan request while uninitialized. Queuing.\n");
2845 goto done;
2846 }
2847
2848 if (!priv->scan_bands) {
2849 IWL_DEBUG_HC(priv, "Aborting scan due to no requested bands\n");
2850 goto done;
2851 }
2852
2853 if (!priv->scan) {
2854 priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
2855 IWL_MAX_SCAN_SIZE, GFP_KERNEL);
2856 if (!priv->scan) {
2857 rc = -ENOMEM;
2858 goto done;
2859 }
2860 }
2861 scan = priv->scan;
2862 memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
2863
2864 scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
2865 scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
2866
2867 if (iwl_is_associated(priv)) {
2868 u16 interval = 0;
2869 u32 extra;
2870 u32 suspend_time = 100;
2871 u32 scan_suspend_time = 100;
2872 unsigned long flags;
2873
2874 IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
2875
2876 spin_lock_irqsave(&priv->lock, flags);
2877 interval = priv->beacon_int;
2878 spin_unlock_irqrestore(&priv->lock, flags);
2879
2880 scan->suspend_time = 0;
2881 scan->max_out_time = cpu_to_le32(200 * 1024);
2882 if (!interval)
2883 interval = suspend_time;
2884 /*
2885 * suspend time format:
2886 * 0-19: beacon interval in usec (time before exec.)
2887 * 20-23: 0
2888 * 24-31: number of beacons (suspend between channels)
2889 */
2890
2891 extra = (suspend_time / interval) << 24;
2892 scan_suspend_time = 0xFF0FFFFF &
2893 (extra | ((suspend_time % interval) * 1024));
2894
2895 scan->suspend_time = cpu_to_le32(scan_suspend_time);
2896 IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
2897 scan_suspend_time, interval);
2898 }
2899
2900 if (priv->scan_request->n_ssids) {
2901 int i, p = 0;
2902 IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
2903 for (i = 0; i < priv->scan_request->n_ssids; i++) {
2904 /* always does wildcard anyway */
2905 if (!priv->scan_request->ssids[i].ssid_len)
2906 continue;
2907 scan->direct_scan[p].id = WLAN_EID_SSID;
2908 scan->direct_scan[p].len =
2909 priv->scan_request->ssids[i].ssid_len;
2910 memcpy(scan->direct_scan[p].ssid,
2911 priv->scan_request->ssids[i].ssid,
2912 priv->scan_request->ssids[i].ssid_len);
2913 n_probes++;
2914 p++;
2915 }
2916 is_active = true;
2917 } else
2918 IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
2919
2920 /* We don't build a direct scan probe request; the uCode will do
2921 * that based on the direct_mask added to each channel entry */
2922 scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
2923 scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
2924 scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
2925
2926 /* flags + rate selection */
2927
2928 if (priv->scan_bands & BIT(IEEE80211_BAND_2GHZ)) {
2929 scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
2930 scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
2931 scan->good_CRC_th = 0;
2932 band = IEEE80211_BAND_2GHZ;
2933 } else if (priv->scan_bands & BIT(IEEE80211_BAND_5GHZ)) {
2934 scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
2935 /*
2936 * If active scaning is requested but a certain channel
2937 * is marked passive, we can do active scanning if we
2938 * detect transmissions.
2939 */
2940 scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH : 0;
2941 band = IEEE80211_BAND_5GHZ;
2942 } else {
2943 IWL_WARN(priv, "Invalid scan band count\n");
2944 goto done;
2945 }
2946
2947 scan->tx_cmd.len = cpu_to_le16(
2948 iwl_fill_probe_req(priv,
2949 (struct ieee80211_mgmt *)scan->data,
2950 priv->scan_request->ie,
2951 priv->scan_request->ie_len,
2952 IWL_MAX_SCAN_SIZE - sizeof(*scan)));
2953
2954 /* select Rx antennas */
2955 scan->flags |= iwl3945_get_antenna_flags(priv);
2956
2957 if (iwl_is_monitor_mode(priv))
2958 scan->filter_flags = RXON_FILTER_PROMISC_MSK;
2959
2960 scan->channel_count =
2961 iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
2962 (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
2963
2964 if (scan->channel_count == 0) {
2965 IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
2966 goto done;
2967 }
2968
2969 cmd.len += le16_to_cpu(scan->tx_cmd.len) +
2970 scan->channel_count * sizeof(struct iwl3945_scan_channel);
2971 cmd.data = scan;
2972 scan->len = cpu_to_le16(cmd.len);
2973
2974 set_bit(STATUS_SCAN_HW, &priv->status);
2975 rc = iwl_send_cmd_sync(priv, &cmd);
2976 if (rc)
2977 goto done;
2978
2979 queue_delayed_work(priv->workqueue, &priv->scan_check,
2980 IWL_SCAN_CHECK_WATCHDOG);
2981
2982 mutex_unlock(&priv->mutex);
2983 return;
2984
2985 done:
2986 /* can not perform scan make sure we clear scanning
2987 * bits from status so next scan request can be performed.
2988 * if we dont clear scanning status bit here all next scan
2989 * will fail
2990 */
2991 clear_bit(STATUS_SCAN_HW, &priv->status);
2992 clear_bit(STATUS_SCANNING, &priv->status);
2993
2994 /* inform mac80211 scan aborted */
2995 queue_work(priv->workqueue, &priv->scan_completed);
2996 mutex_unlock(&priv->mutex);
2997 }
2998
2999 static void iwl3945_bg_up(struct work_struct *data)
3000 {
3001 struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
3002
3003 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3004 return;
3005
3006 mutex_lock(&priv->mutex);
3007 __iwl3945_up(priv);
3008 mutex_unlock(&priv->mutex);
3009 }
3010
3011 static void iwl3945_bg_restart(struct work_struct *data)
3012 {
3013 struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
3014
3015 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3016 return;
3017
3018 if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
3019 mutex_lock(&priv->mutex);
3020 priv->vif = NULL;
3021 priv->is_open = 0;
3022 mutex_unlock(&priv->mutex);
3023 iwl3945_down(priv);
3024 ieee80211_restart_hw(priv->hw);
3025 } else {
3026 iwl3945_down(priv);
3027 queue_work(priv->workqueue, &priv->up);
3028 }
3029 }
3030
3031 static void iwl3945_bg_rx_replenish(struct work_struct *data)
3032 {
3033 struct iwl_priv *priv =
3034 container_of(data, struct iwl_priv, rx_replenish);
3035
3036 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3037 return;
3038
3039 mutex_lock(&priv->mutex);
3040 iwl3945_rx_replenish(priv);
3041 mutex_unlock(&priv->mutex);
3042 }
3043
3044 #define IWL_DELAY_NEXT_SCAN (HZ*2)
3045
3046 void iwl3945_post_associate(struct iwl_priv *priv)
3047 {
3048 int rc = 0;
3049 struct ieee80211_conf *conf = NULL;
3050
3051 if (priv->iw_mode == NL80211_IFTYPE_AP) {
3052 IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
3053 return;
3054 }
3055
3056
3057 IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
3058 priv->assoc_id, priv->active_rxon.bssid_addr);
3059
3060 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3061 return;
3062
3063 if (!priv->vif || !priv->is_open)
3064 return;
3065
3066 iwl_scan_cancel_timeout(priv, 200);
3067
3068 conf = ieee80211_get_hw_conf(priv->hw);
3069
3070 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
3071 iwlcore_commit_rxon(priv);
3072
3073 memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
3074 iwl_setup_rxon_timing(priv);
3075 rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
3076 sizeof(priv->rxon_timing), &priv->rxon_timing);
3077 if (rc)
3078 IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
3079 "Attempting to continue.\n");
3080
3081 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
3082
3083 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
3084
3085 IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
3086 priv->assoc_id, priv->beacon_int);
3087
3088 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
3089 priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
3090 else
3091 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
3092
3093 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
3094 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
3095 priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
3096 else
3097 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
3098
3099 if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
3100 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
3101
3102 }
3103
3104 iwlcore_commit_rxon(priv);
3105
3106 switch (priv->iw_mode) {
3107 case NL80211_IFTYPE_STATION:
3108 iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
3109 break;
3110
3111 case NL80211_IFTYPE_ADHOC:
3112
3113 priv->assoc_id = 1;
3114 iwl_add_station(priv, priv->bssid, 0, CMD_SYNC, NULL);
3115 iwl3945_sync_sta(priv, IWL_STA_ID,
3116 (priv->band == IEEE80211_BAND_5GHZ) ?
3117 IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
3118 CMD_ASYNC);
3119 iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
3120 iwl3945_send_beacon_cmd(priv);
3121
3122 break;
3123
3124 default:
3125 IWL_ERR(priv, "%s Should not be called in %d mode\n",
3126 __func__, priv->iw_mode);
3127 break;
3128 }
3129
3130 iwl_activate_qos(priv, 0);
3131
3132 /* we have just associated, don't start scan too early */
3133 priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
3134 }
3135
3136 /*****************************************************************************
3137 *
3138 * mac80211 entry point functions
3139 *
3140 *****************************************************************************/
3141
3142 #define UCODE_READY_TIMEOUT (2 * HZ)
3143
3144 static int iwl3945_mac_start(struct ieee80211_hw *hw)
3145 {
3146 struct iwl_priv *priv = hw->priv;
3147 int ret;
3148
3149 IWL_DEBUG_MAC80211(priv, "enter\n");
3150
3151 /* we should be verifying the device is ready to be opened */
3152 mutex_lock(&priv->mutex);
3153
3154 /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
3155 * ucode filename and max sizes are card-specific. */
3156
3157 if (!priv->ucode_code.len) {
3158 ret = iwl3945_read_ucode(priv);
3159 if (ret) {
3160 IWL_ERR(priv, "Could not read microcode: %d\n", ret);
3161 mutex_unlock(&priv->mutex);
3162 goto out_release_irq;
3163 }
3164 }
3165
3166 ret = __iwl3945_up(priv);
3167
3168 mutex_unlock(&priv->mutex);
3169
3170 if (ret)
3171 goto out_release_irq;
3172
3173 IWL_DEBUG_INFO(priv, "Start UP work.\n");
3174
3175 /* Wait for START_ALIVE from ucode. Otherwise callbacks from
3176 * mac80211 will not be run successfully. */
3177 ret = wait_event_interruptible_timeout(priv->wait_command_queue,
3178 test_bit(STATUS_READY, &priv->status),
3179 UCODE_READY_TIMEOUT);
3180 if (!ret) {
3181 if (!test_bit(STATUS_READY, &priv->status)) {
3182 IWL_ERR(priv,
3183 "Wait for START_ALIVE timeout after %dms.\n",
3184 jiffies_to_msecs(UCODE_READY_TIMEOUT));
3185 ret = -ETIMEDOUT;
3186 goto out_release_irq;
3187 }
3188 }
3189
3190 /* ucode is running and will send rfkill notifications,
3191 * no need to poll the killswitch state anymore */
3192 cancel_delayed_work(&priv->rfkill_poll);
3193
3194 iwl_led_start(priv);
3195
3196 priv->is_open = 1;
3197 IWL_DEBUG_MAC80211(priv, "leave\n");
3198 return 0;
3199
3200 out_release_irq:
3201 priv->is_open = 0;
3202 IWL_DEBUG_MAC80211(priv, "leave - failed\n");
3203 return ret;
3204 }
3205
3206 static void iwl3945_mac_stop(struct ieee80211_hw *hw)
3207 {
3208 struct iwl_priv *priv = hw->priv;
3209
3210 IWL_DEBUG_MAC80211(priv, "enter\n");
3211
3212 if (!priv->is_open) {
3213 IWL_DEBUG_MAC80211(priv, "leave - skip\n");
3214 return;
3215 }
3216
3217 priv->is_open = 0;
3218
3219 if (iwl_is_ready_rf(priv)) {
3220 /* stop mac, cancel any scan request and clear
3221 * RXON_FILTER_ASSOC_MSK BIT
3222 */
3223 mutex_lock(&priv->mutex);
3224 iwl_scan_cancel_timeout(priv, 100);
3225 mutex_unlock(&priv->mutex);
3226 }
3227
3228 iwl3945_down(priv);
3229
3230 flush_workqueue(priv->workqueue);
3231
3232 /* start polling the killswitch state again */
3233 queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
3234 round_jiffies_relative(2 * HZ));
3235
3236 IWL_DEBUG_MAC80211(priv, "leave\n");
3237 }
3238
3239 static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
3240 {
3241 struct iwl_priv *priv = hw->priv;
3242
3243 IWL_DEBUG_MAC80211(priv, "enter\n");
3244
3245 IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
3246 ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
3247
3248 if (iwl3945_tx_skb(priv, skb))
3249 dev_kfree_skb_any(skb);
3250
3251 IWL_DEBUG_MAC80211(priv, "leave\n");
3252 return NETDEV_TX_OK;
3253 }
3254
3255 void iwl3945_config_ap(struct iwl_priv *priv)
3256 {
3257 int rc = 0;
3258
3259 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3260 return;
3261
3262 /* The following should be done only at AP bring up */
3263 if (!(iwl_is_associated(priv))) {
3264
3265 /* RXON - unassoc (to set timing command) */
3266 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
3267 iwlcore_commit_rxon(priv);
3268
3269 /* RXON Timing */
3270 memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
3271 iwl_setup_rxon_timing(priv);
3272 rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
3273 sizeof(priv->rxon_timing),
3274 &priv->rxon_timing);
3275 if (rc)
3276 IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
3277 "Attempting to continue.\n");
3278
3279 /* FIXME: what should be the assoc_id for AP? */
3280 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
3281 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
3282 priv->staging_rxon.flags |=
3283 RXON_FLG_SHORT_PREAMBLE_MSK;
3284 else
3285 priv->staging_rxon.flags &=
3286 ~RXON_FLG_SHORT_PREAMBLE_MSK;
3287
3288 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
3289 if (priv->assoc_capability &
3290 WLAN_CAPABILITY_SHORT_SLOT_TIME)
3291 priv->staging_rxon.flags |=
3292 RXON_FLG_SHORT_SLOT_MSK;
3293 else
3294 priv->staging_rxon.flags &=
3295 ~RXON_FLG_SHORT_SLOT_MSK;
3296
3297 if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
3298 priv->staging_rxon.flags &=
3299 ~RXON_FLG_SHORT_SLOT_MSK;
3300 }
3301 /* restore RXON assoc */
3302 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
3303 iwlcore_commit_rxon(priv);
3304 iwl_add_station(priv, iwl_bcast_addr, 0, CMD_SYNC, NULL);
3305 }
3306 iwl3945_send_beacon_cmd(priv);
3307
3308 /* FIXME - we need to add code here to detect a totally new
3309 * configuration, reset the AP, unassoc, rxon timing, assoc,
3310 * clear sta table, add BCAST sta... */
3311 }
3312
3313 static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
3314 struct ieee80211_vif *vif,
3315 struct ieee80211_sta *sta,
3316 struct ieee80211_key_conf *key)
3317 {
3318 struct iwl_priv *priv = hw->priv;
3319 const u8 *addr;
3320 int ret = 0;
3321 u8 sta_id = IWL_INVALID_STATION;
3322 u8 static_key;
3323
3324 IWL_DEBUG_MAC80211(priv, "enter\n");
3325
3326 if (iwl3945_mod_params.sw_crypto) {
3327 IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
3328 return -EOPNOTSUPP;
3329 }
3330
3331 addr = sta ? sta->addr : iwl_bcast_addr;
3332 static_key = !iwl_is_associated(priv);
3333
3334 if (!static_key) {
3335 sta_id = iwl_find_station(priv, addr);
3336 if (sta_id == IWL_INVALID_STATION) {
3337 IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
3338 addr);
3339 return -EINVAL;
3340 }
3341 }
3342
3343 mutex_lock(&priv->mutex);
3344 iwl_scan_cancel_timeout(priv, 100);
3345 mutex_unlock(&priv->mutex);
3346
3347 switch (cmd) {
3348 case SET_KEY:
3349 if (static_key)
3350 ret = iwl3945_set_static_key(priv, key);
3351 else
3352 ret = iwl3945_set_dynamic_key(priv, key, sta_id);
3353 IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
3354 break;
3355 case DISABLE_KEY:
3356 if (static_key)
3357 ret = iwl3945_remove_static_key(priv);
3358 else
3359 ret = iwl3945_clear_sta_key_info(priv, sta_id);
3360 IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
3361 break;
3362 default:
3363 ret = -EINVAL;
3364 }
3365
3366 IWL_DEBUG_MAC80211(priv, "leave\n");
3367
3368 return ret;
3369 }
3370
3371 /*****************************************************************************
3372 *
3373 * sysfs attributes
3374 *
3375 *****************************************************************************/
3376
3377 #ifdef CONFIG_IWLWIFI_DEBUG
3378
3379 /*
3380 * The following adds a new attribute to the sysfs representation
3381 * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
3382 * used for controlling the debug level.
3383 *
3384 * See the level definitions in iwl for details.
3385 *
3386 * The debug_level being managed using sysfs below is a per device debug
3387 * level that is used instead of the global debug level if it (the per
3388 * device debug level) is set.
3389 */
3390 static ssize_t show_debug_level(struct device *d,
3391 struct device_attribute *attr, char *buf)
3392 {
3393 struct iwl_priv *priv = dev_get_drvdata(d);
3394 return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
3395 }
3396 static ssize_t store_debug_level(struct device *d,
3397 struct device_attribute *attr,
3398 const char *buf, size_t count)
3399 {
3400 struct iwl_priv *priv = dev_get_drvdata(d);
3401 unsigned long val;
3402 int ret;
3403
3404 ret = strict_strtoul(buf, 0, &val);
3405 if (ret)
3406 IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
3407 else {
3408 priv->debug_level = val;
3409 if (iwl_alloc_traffic_mem(priv))
3410 IWL_ERR(priv,
3411 "Not enough memory to generate traffic log\n");
3412 }
3413 return strnlen(buf, count);
3414 }
3415
3416 static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
3417 show_debug_level, store_debug_level);
3418
3419 #endif /* CONFIG_IWLWIFI_DEBUG */
3420
3421 static ssize_t show_temperature(struct device *d,
3422 struct device_attribute *attr, char *buf)
3423 {
3424 struct iwl_priv *priv = dev_get_drvdata(d);
3425
3426 if (!iwl_is_alive(priv))
3427 return -EAGAIN;
3428
3429 return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
3430 }
3431
3432 static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
3433
3434 static ssize_t show_tx_power(struct device *d,
3435 struct device_attribute *attr, char *buf)
3436 {
3437 struct iwl_priv *priv = dev_get_drvdata(d);
3438 return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
3439 }
3440
3441 static ssize_t store_tx_power(struct device *d,
3442 struct device_attribute *attr,
3443 const char *buf, size_t count)
3444 {
3445 struct iwl_priv *priv = dev_get_drvdata(d);
3446 char *p = (char *)buf;
3447 u32 val;
3448
3449 val = simple_strtoul(p, &p, 10);
3450 if (p == buf)
3451 IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
3452 else
3453 iwl3945_hw_reg_set_txpower(priv, val);
3454
3455 return count;
3456 }
3457
3458 static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
3459
3460 static ssize_t show_flags(struct device *d,
3461 struct device_attribute *attr, char *buf)
3462 {
3463 struct iwl_priv *priv = dev_get_drvdata(d);
3464
3465 return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
3466 }
3467
3468 static ssize_t store_flags(struct device *d,
3469 struct device_attribute *attr,
3470 const char *buf, size_t count)
3471 {
3472 struct iwl_priv *priv = dev_get_drvdata(d);
3473 u32 flags = simple_strtoul(buf, NULL, 0);
3474
3475 mutex_lock(&priv->mutex);
3476 if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
3477 /* Cancel any currently running scans... */
3478 if (iwl_scan_cancel_timeout(priv, 100))
3479 IWL_WARN(priv, "Could not cancel scan.\n");
3480 else {
3481 IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
3482 flags);
3483 priv->staging_rxon.flags = cpu_to_le32(flags);
3484 iwlcore_commit_rxon(priv);
3485 }
3486 }
3487 mutex_unlock(&priv->mutex);
3488
3489 return count;
3490 }
3491
3492 static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
3493
3494 static ssize_t show_filter_flags(struct device *d,
3495 struct device_attribute *attr, char *buf)
3496 {
3497 struct iwl_priv *priv = dev_get_drvdata(d);
3498
3499 return sprintf(buf, "0x%04X\n",
3500 le32_to_cpu(priv->active_rxon.filter_flags));
3501 }
3502
3503 static ssize_t store_filter_flags(struct device *d,
3504 struct device_attribute *attr,
3505 const char *buf, size_t count)
3506 {
3507 struct iwl_priv *priv = dev_get_drvdata(d);
3508 u32 filter_flags = simple_strtoul(buf, NULL, 0);
3509
3510 mutex_lock(&priv->mutex);
3511 if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
3512 /* Cancel any currently running scans... */
3513 if (iwl_scan_cancel_timeout(priv, 100))
3514 IWL_WARN(priv, "Could not cancel scan.\n");
3515 else {
3516 IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
3517 "0x%04X\n", filter_flags);
3518 priv->staging_rxon.filter_flags =
3519 cpu_to_le32(filter_flags);
3520 iwlcore_commit_rxon(priv);
3521 }
3522 }
3523 mutex_unlock(&priv->mutex);
3524
3525 return count;
3526 }
3527
3528 static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
3529 store_filter_flags);
3530
3531 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
3532
3533 static ssize_t show_measurement(struct device *d,
3534 struct device_attribute *attr, char *buf)
3535 {
3536 struct iwl_priv *priv = dev_get_drvdata(d);
3537 struct iwl_spectrum_notification measure_report;
3538 u32 size = sizeof(measure_report), len = 0, ofs = 0;
3539 u8 *data = (u8 *)&measure_report;
3540 unsigned long flags;
3541
3542 spin_lock_irqsave(&priv->lock, flags);
3543 if (!(priv->measurement_status & MEASUREMENT_READY)) {
3544 spin_unlock_irqrestore(&priv->lock, flags);
3545 return 0;
3546 }
3547 memcpy(&measure_report, &priv->measure_report, size);
3548 priv->measurement_status = 0;
3549 spin_unlock_irqrestore(&priv->lock, flags);
3550
3551 while (size && (PAGE_SIZE - len)) {
3552 hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
3553 PAGE_SIZE - len, 1);
3554 len = strlen(buf);
3555 if (PAGE_SIZE - len)
3556 buf[len++] = '\n';
3557
3558 ofs += 16;
3559 size -= min(size, 16U);
3560 }
3561
3562 return len;
3563 }
3564
3565 static ssize_t store_measurement(struct device *d,
3566 struct device_attribute *attr,
3567 const char *buf, size_t count)
3568 {
3569 struct iwl_priv *priv = dev_get_drvdata(d);
3570 struct ieee80211_measurement_params params = {
3571 .channel = le16_to_cpu(priv->active_rxon.channel),
3572 .start_time = cpu_to_le64(priv->last_tsf),
3573 .duration = cpu_to_le16(1),
3574 };
3575 u8 type = IWL_MEASURE_BASIC;
3576 u8 buffer[32];
3577 u8 channel;
3578
3579 if (count) {
3580 char *p = buffer;
3581 strncpy(buffer, buf, min(sizeof(buffer), count));
3582 channel = simple_strtoul(p, NULL, 0);
3583 if (channel)
3584 params.channel = channel;
3585
3586 p = buffer;
3587 while (*p && *p != ' ')
3588 p++;
3589 if (*p)
3590 type = simple_strtoul(p + 1, NULL, 0);
3591 }
3592
3593 IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
3594 "channel %d (for '%s')\n", type, params.channel, buf);
3595 iwl3945_get_measurement(priv, &params, type);
3596
3597 return count;
3598 }
3599
3600 static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
3601 show_measurement, store_measurement);
3602 #endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
3603
3604 static ssize_t store_retry_rate(struct device *d,
3605 struct device_attribute *attr,
3606 const char *buf, size_t count)
3607 {
3608 struct iwl_priv *priv = dev_get_drvdata(d);
3609
3610 priv->retry_rate = simple_strtoul(buf, NULL, 0);
3611 if (priv->retry_rate <= 0)
3612 priv->retry_rate = 1;
3613
3614 return count;
3615 }
3616
3617 static ssize_t show_retry_rate(struct device *d,
3618 struct device_attribute *attr, char *buf)
3619 {
3620 struct iwl_priv *priv = dev_get_drvdata(d);
3621 return sprintf(buf, "%d", priv->retry_rate);
3622 }
3623
3624 static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
3625 store_retry_rate);
3626
3627
3628 static ssize_t show_channels(struct device *d,
3629 struct device_attribute *attr, char *buf)
3630 {
3631 /* all this shit doesn't belong into sysfs anyway */
3632 return 0;
3633 }
3634
3635 static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
3636
3637 static ssize_t show_statistics(struct device *d,
3638 struct device_attribute *attr, char *buf)
3639 {
3640 struct iwl_priv *priv = dev_get_drvdata(d);
3641 u32 size = sizeof(struct iwl3945_notif_statistics);
3642 u32 len = 0, ofs = 0;
3643 u8 *data = (u8 *)&priv->statistics_39;
3644 int rc = 0;
3645
3646 if (!iwl_is_alive(priv))
3647 return -EAGAIN;
3648
3649 mutex_lock(&priv->mutex);
3650 rc = iwl_send_statistics_request(priv, CMD_SYNC, false);
3651 mutex_unlock(&priv->mutex);
3652
3653 if (rc) {
3654 len = sprintf(buf,
3655 "Error sending statistics request: 0x%08X\n", rc);
3656 return len;
3657 }
3658
3659 while (size && (PAGE_SIZE - len)) {
3660 hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
3661 PAGE_SIZE - len, 1);
3662 len = strlen(buf);
3663 if (PAGE_SIZE - len)
3664 buf[len++] = '\n';
3665
3666 ofs += 16;
3667 size -= min(size, 16U);
3668 }
3669
3670 return len;
3671 }
3672
3673 static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
3674
3675 static ssize_t show_antenna(struct device *d,
3676 struct device_attribute *attr, char *buf)
3677 {
3678 struct iwl_priv *priv = dev_get_drvdata(d);
3679
3680 if (!iwl_is_alive(priv))
3681 return -EAGAIN;
3682
3683 return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
3684 }
3685
3686 static ssize_t store_antenna(struct device *d,
3687 struct device_attribute *attr,
3688 const char *buf, size_t count)
3689 {
3690 struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
3691 int ant;
3692
3693 if (count == 0)
3694 return 0;
3695
3696 if (sscanf(buf, "%1i", &ant) != 1) {
3697 IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
3698 return count;
3699 }
3700
3701 if ((ant >= 0) && (ant <= 2)) {
3702 IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
3703 iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
3704 } else
3705 IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
3706
3707
3708 return count;
3709 }
3710
3711 static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
3712
3713 static ssize_t show_status(struct device *d,
3714 struct device_attribute *attr, char *buf)
3715 {
3716 struct iwl_priv *priv = dev_get_drvdata(d);
3717 if (!iwl_is_alive(priv))
3718 return -EAGAIN;
3719 return sprintf(buf, "0x%08x\n", (int)priv->status);
3720 }
3721
3722 static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
3723
3724 static ssize_t dump_error_log(struct device *d,
3725 struct device_attribute *attr,
3726 const char *buf, size_t count)
3727 {
3728 struct iwl_priv *priv = dev_get_drvdata(d);
3729 char *p = (char *)buf;
3730
3731 if (p[0] == '1')
3732 iwl3945_dump_nic_error_log(priv);
3733
3734 return strnlen(buf, count);
3735 }
3736
3737 static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
3738
3739 /*****************************************************************************
3740 *
3741 * driver setup and tear down
3742 *
3743 *****************************************************************************/
3744
3745 static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
3746 {
3747 priv->workqueue = create_singlethread_workqueue(DRV_NAME);
3748
3749 init_waitqueue_head(&priv->wait_command_queue);
3750
3751 INIT_WORK(&priv->up, iwl3945_bg_up);
3752 INIT_WORK(&priv->restart, iwl3945_bg_restart);
3753 INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
3754 INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
3755 INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
3756 INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
3757 INIT_DELAYED_WORK(&priv->rfkill_poll, iwl3945_rfkill_poll);
3758 INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
3759 INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
3760 INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
3761 INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
3762
3763 iwl3945_hw_setup_deferred_work(priv);
3764
3765 tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
3766 iwl3945_irq_tasklet, (unsigned long)priv);
3767 }
3768
3769 static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
3770 {
3771 iwl3945_hw_cancel_deferred_work(priv);
3772
3773 cancel_delayed_work_sync(&priv->init_alive_start);
3774 cancel_delayed_work(&priv->scan_check);
3775 cancel_delayed_work(&priv->alive_start);
3776 cancel_work_sync(&priv->beacon_update);
3777 }
3778
3779 static struct attribute *iwl3945_sysfs_entries[] = {
3780 &dev_attr_antenna.attr,
3781 &dev_attr_channels.attr,
3782 &dev_attr_dump_errors.attr,
3783 &dev_attr_flags.attr,
3784 &dev_attr_filter_flags.attr,
3785 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
3786 &dev_attr_measurement.attr,
3787 #endif
3788 &dev_attr_retry_rate.attr,
3789 &dev_attr_statistics.attr,
3790 &dev_attr_status.attr,
3791 &dev_attr_temperature.attr,
3792 &dev_attr_tx_power.attr,
3793 #ifdef CONFIG_IWLWIFI_DEBUG
3794 &dev_attr_debug_level.attr,
3795 #endif
3796 NULL
3797 };
3798
3799 static struct attribute_group iwl3945_attribute_group = {
3800 .name = NULL, /* put in device directory */
3801 .attrs = iwl3945_sysfs_entries,
3802 };
3803
3804 static struct ieee80211_ops iwl3945_hw_ops = {
3805 .tx = iwl3945_mac_tx,
3806 .start = iwl3945_mac_start,
3807 .stop = iwl3945_mac_stop,
3808 .add_interface = iwl_mac_add_interface,
3809 .remove_interface = iwl_mac_remove_interface,
3810 .config = iwl_mac_config,
3811 .configure_filter = iwl_configure_filter,
3812 .set_key = iwl3945_mac_set_key,
3813 .get_tx_stats = iwl_mac_get_tx_stats,
3814 .conf_tx = iwl_mac_conf_tx,
3815 .reset_tsf = iwl_mac_reset_tsf,
3816 .bss_info_changed = iwl_bss_info_changed,
3817 .hw_scan = iwl_mac_hw_scan
3818 };
3819
3820 static int iwl3945_init_drv(struct iwl_priv *priv)
3821 {
3822 int ret;
3823 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
3824
3825 priv->retry_rate = 1;
3826 priv->ibss_beacon = NULL;
3827
3828 spin_lock_init(&priv->sta_lock);
3829 spin_lock_init(&priv->hcmd_lock);
3830
3831 INIT_LIST_HEAD(&priv->free_frames);
3832
3833 mutex_init(&priv->mutex);
3834
3835 /* Clear the driver's (not device's) station table */
3836 iwl_clear_stations_table(priv);
3837
3838 priv->ieee_channels = NULL;
3839 priv->ieee_rates = NULL;
3840 priv->band = IEEE80211_BAND_2GHZ;
3841
3842 priv->iw_mode = NL80211_IFTYPE_STATION;
3843
3844 iwl_reset_qos(priv);
3845
3846 priv->qos_data.qos_active = 0;
3847 priv->qos_data.qos_cap.val = 0;
3848
3849 priv->rates_mask = IWL_RATES_MASK;
3850 priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
3851
3852 if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
3853 IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
3854 eeprom->version);
3855 ret = -EINVAL;
3856 goto err;
3857 }
3858 ret = iwl_init_channel_map(priv);
3859 if (ret) {
3860 IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
3861 goto err;
3862 }
3863
3864 /* Set up txpower settings in driver for all channels */
3865 if (iwl3945_txpower_set_from_eeprom(priv)) {
3866 ret = -EIO;
3867 goto err_free_channel_map;
3868 }
3869
3870 ret = iwlcore_init_geos(priv);
3871 if (ret) {
3872 IWL_ERR(priv, "initializing geos failed: %d\n", ret);
3873 goto err_free_channel_map;
3874 }
3875 iwl3945_init_hw_rates(priv, priv->ieee_rates);
3876
3877 return 0;
3878
3879 err_free_channel_map:
3880 iwl_free_channel_map(priv);
3881 err:
3882 return ret;
3883 }
3884
3885 static int iwl3945_setup_mac(struct iwl_priv *priv)
3886 {
3887 int ret;
3888 struct ieee80211_hw *hw = priv->hw;
3889
3890 hw->rate_control_algorithm = "iwl-3945-rs";
3891 hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
3892
3893 /* Tell mac80211 our characteristics */
3894 hw->flags = IEEE80211_HW_SIGNAL_DBM |
3895 IEEE80211_HW_NOISE_DBM |
3896 IEEE80211_HW_SPECTRUM_MGMT;
3897
3898 if (!priv->cfg->broken_powersave)
3899 hw->flags |= IEEE80211_HW_SUPPORTS_PS |
3900 IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
3901
3902 hw->wiphy->interface_modes =
3903 BIT(NL80211_IFTYPE_STATION) |
3904 BIT(NL80211_IFTYPE_ADHOC);
3905
3906 hw->wiphy->flags |= WIPHY_FLAG_STRICT_REGULATORY |
3907 WIPHY_FLAG_DISABLE_BEACON_HINTS;
3908
3909 hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
3910 /* we create the 802.11 header and a zero-length SSID element */
3911 hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
3912
3913 /* Default value; 4 EDCA QOS priorities */
3914 hw->queues = 4;
3915
3916 if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
3917 priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
3918 &priv->bands[IEEE80211_BAND_2GHZ];
3919
3920 if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
3921 priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
3922 &priv->bands[IEEE80211_BAND_5GHZ];
3923
3924 ret = ieee80211_register_hw(priv->hw);
3925 if (ret) {
3926 IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
3927 return ret;
3928 }
3929 priv->mac80211_registered = 1;
3930
3931 return 0;
3932 }
3933
3934 static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
3935 {
3936 int err = 0;
3937 struct iwl_priv *priv;
3938 struct ieee80211_hw *hw;
3939 struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
3940 struct iwl3945_eeprom *eeprom;
3941 unsigned long flags;
3942
3943 /***********************
3944 * 1. Allocating HW data
3945 * ********************/
3946
3947 /* mac80211 allocates memory for this device instance, including
3948 * space for this driver's private structure */
3949 hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
3950 if (hw == NULL) {
3951 printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
3952 err = -ENOMEM;
3953 goto out;
3954 }
3955 priv = hw->priv;
3956 SET_IEEE80211_DEV(hw, &pdev->dev);
3957
3958 /*
3959 * Disabling hardware scan means that mac80211 will perform scans
3960 * "the hard way", rather than using device's scan.
3961 */
3962 if (iwl3945_mod_params.disable_hw_scan) {
3963 IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
3964 iwl3945_hw_ops.hw_scan = NULL;
3965 }
3966
3967
3968 IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
3969 priv->cfg = cfg;
3970 priv->pci_dev = pdev;
3971 priv->inta_mask = CSR_INI_SET_MASK;
3972
3973 #ifdef CONFIG_IWLWIFI_DEBUG
3974 atomic_set(&priv->restrict_refcnt, 0);
3975 #endif
3976 if (iwl_alloc_traffic_mem(priv))
3977 IWL_ERR(priv, "Not enough memory to generate traffic log\n");
3978
3979 /***************************
3980 * 2. Initializing PCI bus
3981 * *************************/
3982 if (pci_enable_device(pdev)) {
3983 err = -ENODEV;
3984 goto out_ieee80211_free_hw;
3985 }
3986
3987 pci_set_master(pdev);
3988
3989 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
3990 if (!err)
3991 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
3992 if (err) {
3993 IWL_WARN(priv, "No suitable DMA available.\n");
3994 goto out_pci_disable_device;
3995 }
3996
3997 pci_set_drvdata(pdev, priv);
3998 err = pci_request_regions(pdev, DRV_NAME);
3999 if (err)
4000 goto out_pci_disable_device;
4001
4002 /***********************
4003 * 3. Read REV Register
4004 * ********************/
4005 priv->hw_base = pci_iomap(pdev, 0, 0);
4006 if (!priv->hw_base) {
4007 err = -ENODEV;
4008 goto out_pci_release_regions;
4009 }
4010
4011 IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
4012 (unsigned long long) pci_resource_len(pdev, 0));
4013 IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
4014
4015 /* We disable the RETRY_TIMEOUT register (0x41) to keep
4016 * PCI Tx retries from interfering with C3 CPU state */
4017 pci_write_config_byte(pdev, 0x41, 0x00);
4018
4019 /* these spin locks will be used in apm_ops.init and EEPROM access
4020 * we should init now
4021 */
4022 spin_lock_init(&priv->reg_lock);
4023 spin_lock_init(&priv->lock);
4024
4025 /***********************
4026 * 4. Read EEPROM
4027 * ********************/
4028
4029 /* Read the EEPROM */
4030 err = iwl_eeprom_init(priv);
4031 if (err) {
4032 IWL_ERR(priv, "Unable to init EEPROM\n");
4033 goto out_iounmap;
4034 }
4035 /* MAC Address location in EEPROM same for 3945/4965 */
4036 eeprom = (struct iwl3945_eeprom *)priv->eeprom;
4037 memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
4038 IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
4039 SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
4040
4041 /***********************
4042 * 5. Setup HW Constants
4043 * ********************/
4044 /* Device-specific setup */
4045 if (iwl3945_hw_set_hw_params(priv)) {
4046 IWL_ERR(priv, "failed to set hw settings\n");
4047 goto out_eeprom_free;
4048 }
4049
4050 /***********************
4051 * 6. Setup priv
4052 * ********************/
4053
4054 err = iwl3945_init_drv(priv);
4055 if (err) {
4056 IWL_ERR(priv, "initializing driver failed\n");
4057 goto out_unset_hw_params;
4058 }
4059
4060 IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
4061 priv->cfg->name);
4062
4063 /***********************
4064 * 7. Setup Services
4065 * ********************/
4066
4067 spin_lock_irqsave(&priv->lock, flags);
4068 iwl_disable_interrupts(priv);
4069 spin_unlock_irqrestore(&priv->lock, flags);
4070
4071 pci_enable_msi(priv->pci_dev);
4072
4073 err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
4074 IRQF_SHARED, DRV_NAME, priv);
4075 if (err) {
4076 IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
4077 goto out_disable_msi;
4078 }
4079
4080 err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
4081 if (err) {
4082 IWL_ERR(priv, "failed to create sysfs device attributes\n");
4083 goto out_release_irq;
4084 }
4085
4086 iwl_set_rxon_channel(priv,
4087 &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
4088 iwl3945_setup_deferred_work(priv);
4089 iwl3945_setup_rx_handlers(priv);
4090 iwl_power_initialize(priv);
4091
4092 /*********************************
4093 * 8. Setup and Register mac80211
4094 * *******************************/
4095
4096 iwl_enable_interrupts(priv);
4097
4098 err = iwl3945_setup_mac(priv);
4099 if (err)
4100 goto out_remove_sysfs;
4101
4102 err = iwl_dbgfs_register(priv, DRV_NAME);
4103 if (err)
4104 IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
4105
4106 /* Start monitoring the killswitch */
4107 queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
4108 2 * HZ);
4109
4110 return 0;
4111
4112 out_remove_sysfs:
4113 destroy_workqueue(priv->workqueue);
4114 priv->workqueue = NULL;
4115 sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
4116 out_release_irq:
4117 free_irq(priv->pci_dev->irq, priv);
4118 out_disable_msi:
4119 pci_disable_msi(priv->pci_dev);
4120 iwlcore_free_geos(priv);
4121 iwl_free_channel_map(priv);
4122 out_unset_hw_params:
4123 iwl3945_unset_hw_params(priv);
4124 out_eeprom_free:
4125 iwl_eeprom_free(priv);
4126 out_iounmap:
4127 pci_iounmap(pdev, priv->hw_base);
4128 out_pci_release_regions:
4129 pci_release_regions(pdev);
4130 out_pci_disable_device:
4131 pci_set_drvdata(pdev, NULL);
4132 pci_disable_device(pdev);
4133 out_ieee80211_free_hw:
4134 iwl_free_traffic_mem(priv);
4135 ieee80211_free_hw(priv->hw);
4136 out:
4137 return err;
4138 }
4139
4140 static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
4141 {
4142 struct iwl_priv *priv = pci_get_drvdata(pdev);
4143 unsigned long flags;
4144
4145 if (!priv)
4146 return;
4147
4148 IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
4149
4150 iwl_dbgfs_unregister(priv);
4151
4152 set_bit(STATUS_EXIT_PENDING, &priv->status);
4153
4154 if (priv->mac80211_registered) {
4155 ieee80211_unregister_hw(priv->hw);
4156 priv->mac80211_registered = 0;
4157 } else {
4158 iwl3945_down(priv);
4159 }
4160
4161 /*
4162 * Make sure device is reset to low power before unloading driver.
4163 * This may be redundant with iwl_down(), but there are paths to
4164 * run iwl_down() without calling apm_ops.stop(), and there are
4165 * paths to avoid running iwl_down() at all before leaving driver.
4166 * This (inexpensive) call *makes sure* device is reset.
4167 */
4168 priv->cfg->ops->lib->apm_ops.stop(priv);
4169
4170 /* make sure we flush any pending irq or
4171 * tasklet for the driver
4172 */
4173 spin_lock_irqsave(&priv->lock, flags);
4174 iwl_disable_interrupts(priv);
4175 spin_unlock_irqrestore(&priv->lock, flags);
4176
4177 iwl_synchronize_irq(priv);
4178
4179 sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
4180
4181 cancel_delayed_work_sync(&priv->rfkill_poll);
4182
4183 iwl3945_dealloc_ucode_pci(priv);
4184
4185 if (priv->rxq.bd)
4186 iwl3945_rx_queue_free(priv, &priv->rxq);
4187 iwl3945_hw_txq_ctx_free(priv);
4188
4189 iwl3945_unset_hw_params(priv);
4190 iwl_clear_stations_table(priv);
4191
4192 /*netif_stop_queue(dev); */
4193 flush_workqueue(priv->workqueue);
4194
4195 /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
4196 * priv->workqueue... so we can't take down the workqueue
4197 * until now... */
4198 destroy_workqueue(priv->workqueue);
4199 priv->workqueue = NULL;
4200 iwl_free_traffic_mem(priv);
4201
4202 free_irq(pdev->irq, priv);
4203 pci_disable_msi(pdev);
4204
4205 pci_iounmap(pdev, priv->hw_base);
4206 pci_release_regions(pdev);
4207 pci_disable_device(pdev);
4208 pci_set_drvdata(pdev, NULL);
4209
4210 iwl_free_channel_map(priv);
4211 iwlcore_free_geos(priv);
4212 kfree(priv->scan);
4213 if (priv->ibss_beacon)
4214 dev_kfree_skb(priv->ibss_beacon);
4215
4216 ieee80211_free_hw(priv->hw);
4217 }
4218
4219
4220 /*****************************************************************************
4221 *
4222 * driver and module entry point
4223 *
4224 *****************************************************************************/
4225
4226 static struct pci_driver iwl3945_driver = {
4227 .name = DRV_NAME,
4228 .id_table = iwl3945_hw_card_ids,
4229 .probe = iwl3945_pci_probe,
4230 .remove = __devexit_p(iwl3945_pci_remove),
4231 #ifdef CONFIG_PM
4232 .suspend = iwl_pci_suspend,
4233 .resume = iwl_pci_resume,
4234 #endif
4235 };
4236
4237 static int __init iwl3945_init(void)
4238 {
4239
4240 int ret;
4241 printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
4242 printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
4243
4244 ret = iwl3945_rate_control_register();
4245 if (ret) {
4246 printk(KERN_ERR DRV_NAME
4247 "Unable to register rate control algorithm: %d\n", ret);
4248 return ret;
4249 }
4250
4251 ret = pci_register_driver(&iwl3945_driver);
4252 if (ret) {
4253 printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
4254 goto error_register;
4255 }
4256
4257 return ret;
4258
4259 error_register:
4260 iwl3945_rate_control_unregister();
4261 return ret;
4262 }
4263
4264 static void __exit iwl3945_exit(void)
4265 {
4266 pci_unregister_driver(&iwl3945_driver);
4267 iwl3945_rate_control_unregister();
4268 }
4269
4270 MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
4271
4272 module_param_named(antenna, iwl3945_mod_params.antenna, int, S_IRUGO);
4273 MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
4274 module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, S_IRUGO);
4275 MODULE_PARM_DESC(swcrypto,
4276 "using software crypto (default 1 [software])\n");
4277 #ifdef CONFIG_IWLWIFI_DEBUG
4278 module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
4279 MODULE_PARM_DESC(debug, "debug output mask");
4280 #endif
4281 module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan,
4282 int, S_IRUGO);
4283 MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
4284 module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, S_IRUGO);
4285 MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
4286
4287 module_exit(iwl3945_exit);
4288 module_init(iwl3945_init);
kernel source for telekom puls (alcatel/mediatek)