Merge branch 'bind_unbind' of git://git.kernel.org/pub/scm/linux/kernel/git/gregkh...
[GitHub/LineageOS/android_kernel_motorola_exynos9610.git] / drivers / net / wireless / intel / iwlwifi / mvm / fw-api-rs.h
1 /******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
8 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
9 * Copyright(c) 2017 Intel Deutschland GmbH
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of version 2 of the GNU General Public License as
13 * published by the Free Software Foundation.
14 *
15 * This program is distributed in the hope that it will be useful, but
16 * WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
23 * USA
24 *
25 * The full GNU General Public License is included in this distribution
26 * in the file called COPYING.
27 *
28 * Contact Information:
29 * Intel Linux Wireless <linuxwifi@intel.com>
30 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
31 *
32 * BSD LICENSE
33 *
34 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
35 * Copyright(c) 2017 Intel Deutschland GmbH
36 * All rights reserved.
37 *
38 * Redistribution and use in source and binary forms, with or without
39 * modification, are permitted provided that the following conditions
40 * are met:
41 *
42 * * Redistributions of source code must retain the above copyright
43 * notice, this list of conditions and the following disclaimer.
44 * * Redistributions in binary form must reproduce the above copyright
45 * notice, this list of conditions and the following disclaimer in
46 * the documentation and/or other materials provided with the
47 * distribution.
48 * * Neither the name Intel Corporation nor the names of its
49 * contributors may be used to endorse or promote products derived
50 * from this software without specific prior written permission.
51 *
52 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
53 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
54 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
55 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
56 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
57 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
58 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
59 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
60 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
61 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
62 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
63 *****************************************************************************/
64
65 #ifndef __fw_api_rs_h__
66 #define __fw_api_rs_h__
67
68 #include "fw-api-mac.h"
69
70 /*
71 * These serve as indexes into
72 * struct iwl_rate_info fw_rate_idx_to_plcp[IWL_RATE_COUNT];
73 * TODO: avoid overlap between legacy and HT rates
74 */
75 enum {
76 IWL_RATE_1M_INDEX = 0,
77 IWL_FIRST_CCK_RATE = IWL_RATE_1M_INDEX,
78 IWL_RATE_2M_INDEX,
79 IWL_RATE_5M_INDEX,
80 IWL_RATE_11M_INDEX,
81 IWL_LAST_CCK_RATE = IWL_RATE_11M_INDEX,
82 IWL_RATE_6M_INDEX,
83 IWL_FIRST_OFDM_RATE = IWL_RATE_6M_INDEX,
84 IWL_RATE_MCS_0_INDEX = IWL_RATE_6M_INDEX,
85 IWL_FIRST_HT_RATE = IWL_RATE_MCS_0_INDEX,
86 IWL_FIRST_VHT_RATE = IWL_RATE_MCS_0_INDEX,
87 IWL_RATE_9M_INDEX,
88 IWL_RATE_12M_INDEX,
89 IWL_RATE_MCS_1_INDEX = IWL_RATE_12M_INDEX,
90 IWL_RATE_18M_INDEX,
91 IWL_RATE_MCS_2_INDEX = IWL_RATE_18M_INDEX,
92 IWL_RATE_24M_INDEX,
93 IWL_RATE_MCS_3_INDEX = IWL_RATE_24M_INDEX,
94 IWL_RATE_36M_INDEX,
95 IWL_RATE_MCS_4_INDEX = IWL_RATE_36M_INDEX,
96 IWL_RATE_48M_INDEX,
97 IWL_RATE_MCS_5_INDEX = IWL_RATE_48M_INDEX,
98 IWL_RATE_54M_INDEX,
99 IWL_RATE_MCS_6_INDEX = IWL_RATE_54M_INDEX,
100 IWL_LAST_NON_HT_RATE = IWL_RATE_54M_INDEX,
101 IWL_RATE_60M_INDEX,
102 IWL_RATE_MCS_7_INDEX = IWL_RATE_60M_INDEX,
103 IWL_LAST_HT_RATE = IWL_RATE_MCS_7_INDEX,
104 IWL_RATE_MCS_8_INDEX,
105 IWL_RATE_MCS_9_INDEX,
106 IWL_LAST_VHT_RATE = IWL_RATE_MCS_9_INDEX,
107 IWL_RATE_COUNT_LEGACY = IWL_LAST_NON_HT_RATE + 1,
108 IWL_RATE_COUNT = IWL_LAST_VHT_RATE + 1,
109 };
110
111 #define IWL_RATE_BIT_MSK(r) BIT(IWL_RATE_##r##M_INDEX)
112
113 /* fw API values for legacy bit rates, both OFDM and CCK */
114 enum {
115 IWL_RATE_6M_PLCP = 13,
116 IWL_RATE_9M_PLCP = 15,
117 IWL_RATE_12M_PLCP = 5,
118 IWL_RATE_18M_PLCP = 7,
119 IWL_RATE_24M_PLCP = 9,
120 IWL_RATE_36M_PLCP = 11,
121 IWL_RATE_48M_PLCP = 1,
122 IWL_RATE_54M_PLCP = 3,
123 IWL_RATE_1M_PLCP = 10,
124 IWL_RATE_2M_PLCP = 20,
125 IWL_RATE_5M_PLCP = 55,
126 IWL_RATE_11M_PLCP = 110,
127 IWL_RATE_INVM_PLCP = -1,
128 };
129
130 /*
131 * rate_n_flags bit fields
132 *
133 * The 32-bit value has different layouts in the low 8 bites depending on the
134 * format. There are three formats, HT, VHT and legacy (11abg, with subformats
135 * for CCK and OFDM).
136 *
137 * High-throughput (HT) rate format
138 * bit 8 is 1, bit 26 is 0, bit 9 is 0 (OFDM)
139 * Very High-throughput (VHT) rate format
140 * bit 8 is 0, bit 26 is 1, bit 9 is 0 (OFDM)
141 * Legacy OFDM rate format for bits 7:0
142 * bit 8 is 0, bit 26 is 0, bit 9 is 0 (OFDM)
143 * Legacy CCK rate format for bits 7:0:
144 * bit 8 is 0, bit 26 is 0, bit 9 is 1 (CCK)
145 */
146
147 /* Bit 8: (1) HT format, (0) legacy or VHT format */
148 #define RATE_MCS_HT_POS 8
149 #define RATE_MCS_HT_MSK (1 << RATE_MCS_HT_POS)
150
151 /* Bit 9: (1) CCK, (0) OFDM. HT (bit 8) must be "0" for this bit to be valid */
152 #define RATE_MCS_CCK_POS 9
153 #define RATE_MCS_CCK_MSK (1 << RATE_MCS_CCK_POS)
154
155 /* Bit 26: (1) VHT format, (0) legacy format in bits 8:0 */
156 #define RATE_MCS_VHT_POS 26
157 #define RATE_MCS_VHT_MSK (1 << RATE_MCS_VHT_POS)
158
159
160 /*
161 * High-throughput (HT) rate format for bits 7:0
162 *
163 * 2-0: MCS rate base
164 * 0) 6 Mbps
165 * 1) 12 Mbps
166 * 2) 18 Mbps
167 * 3) 24 Mbps
168 * 4) 36 Mbps
169 * 5) 48 Mbps
170 * 6) 54 Mbps
171 * 7) 60 Mbps
172 * 4-3: 0) Single stream (SISO)
173 * 1) Dual stream (MIMO)
174 * 2) Triple stream (MIMO)
175 * 5: Value of 0x20 in bits 7:0 indicates 6 Mbps HT40 duplicate data
176 * (bits 7-6 are zero)
177 *
178 * Together the low 5 bits work out to the MCS index because we don't
179 * support MCSes above 15/23, and 0-7 have one stream, 8-15 have two
180 * streams and 16-23 have three streams. We could also support MCS 32
181 * which is the duplicate 20 MHz MCS (bit 5 set, all others zero.)
182 */
183 #define RATE_HT_MCS_RATE_CODE_MSK 0x7
184 #define RATE_HT_MCS_NSS_POS 3
185 #define RATE_HT_MCS_NSS_MSK (3 << RATE_HT_MCS_NSS_POS)
186
187 /* Bit 10: (1) Use Green Field preamble */
188 #define RATE_HT_MCS_GF_POS 10
189 #define RATE_HT_MCS_GF_MSK (1 << RATE_HT_MCS_GF_POS)
190
191 #define RATE_HT_MCS_INDEX_MSK 0x3f
192
193 /*
194 * Very High-throughput (VHT) rate format for bits 7:0
195 *
196 * 3-0: VHT MCS (0-9)
197 * 5-4: number of streams - 1:
198 * 0) Single stream (SISO)
199 * 1) Dual stream (MIMO)
200 * 2) Triple stream (MIMO)
201 */
202
203 /* Bit 4-5: (0) SISO, (1) MIMO2 (2) MIMO3 */
204 #define RATE_VHT_MCS_RATE_CODE_MSK 0xf
205 #define RATE_VHT_MCS_NSS_POS 4
206 #define RATE_VHT_MCS_NSS_MSK (3 << RATE_VHT_MCS_NSS_POS)
207
208 /*
209 * Legacy OFDM rate format for bits 7:0
210 *
211 * 3-0: 0xD) 6 Mbps
212 * 0xF) 9 Mbps
213 * 0x5) 12 Mbps
214 * 0x7) 18 Mbps
215 * 0x9) 24 Mbps
216 * 0xB) 36 Mbps
217 * 0x1) 48 Mbps
218 * 0x3) 54 Mbps
219 * (bits 7-4 are 0)
220 *
221 * Legacy CCK rate format for bits 7:0:
222 * bit 8 is 0, bit 26 is 0, bit 9 is 1 (CCK):
223 *
224 * 6-0: 10) 1 Mbps
225 * 20) 2 Mbps
226 * 55) 5.5 Mbps
227 * 110) 11 Mbps
228 * (bit 7 is 0)
229 */
230 #define RATE_LEGACY_RATE_MSK 0xff
231
232 /* Bit 10 - OFDM HE */
233 #define RATE_MCS_OFDM_HE_POS 10
234 #define RATE_MCS_OFDM_HE_MSK BIT(RATE_MCS_OFDM_HE_POS)
235
236 /*
237 * Bit 11-12: (0) 20MHz, (1) 40MHz, (2) 80MHz, (3) 160MHz
238 * 0 and 1 are valid for HT and VHT, 2 and 3 only for VHT
239 */
240 #define RATE_MCS_CHAN_WIDTH_POS 11
241 #define RATE_MCS_CHAN_WIDTH_MSK (3 << RATE_MCS_CHAN_WIDTH_POS)
242 #define RATE_MCS_CHAN_WIDTH_20 (0 << RATE_MCS_CHAN_WIDTH_POS)
243 #define RATE_MCS_CHAN_WIDTH_40 (1 << RATE_MCS_CHAN_WIDTH_POS)
244 #define RATE_MCS_CHAN_WIDTH_80 (2 << RATE_MCS_CHAN_WIDTH_POS)
245 #define RATE_MCS_CHAN_WIDTH_160 (3 << RATE_MCS_CHAN_WIDTH_POS)
246
247 /* Bit 13: (1) Short guard interval (0.4 usec), (0) normal GI (0.8 usec) */
248 #define RATE_MCS_SGI_POS 13
249 #define RATE_MCS_SGI_MSK (1 << RATE_MCS_SGI_POS)
250
251 /* Bit 14-16: Antenna selection (1) Ant A, (2) Ant B, (4) Ant C */
252 #define RATE_MCS_ANT_POS 14
253 #define RATE_MCS_ANT_A_MSK (1 << RATE_MCS_ANT_POS)
254 #define RATE_MCS_ANT_B_MSK (2 << RATE_MCS_ANT_POS)
255 #define RATE_MCS_ANT_C_MSK (4 << RATE_MCS_ANT_POS)
256 #define RATE_MCS_ANT_AB_MSK (RATE_MCS_ANT_A_MSK | \
257 RATE_MCS_ANT_B_MSK)
258 #define RATE_MCS_ANT_ABC_MSK (RATE_MCS_ANT_AB_MSK | \
259 RATE_MCS_ANT_C_MSK)
260 #define RATE_MCS_ANT_MSK RATE_MCS_ANT_ABC_MSK
261 #define RATE_MCS_ANT_NUM 3
262
263 /* Bit 17: (0) SS, (1) SS*2 */
264 #define RATE_MCS_STBC_POS 17
265 #define RATE_MCS_STBC_MSK BIT(RATE_MCS_STBC_POS)
266
267 /* Bit 18: OFDM-HE dual carrier mode */
268 #define RATE_HE_DUAL_CARRIER_MODE 18
269 #define RATE_HE_DUAL_CARRIER_MODE_MSK BIT(RATE_HE_DUAL_CARRIER_MODE)
270
271 /* Bit 19: (0) Beamforming is off, (1) Beamforming is on */
272 #define RATE_MCS_BF_POS 19
273 #define RATE_MCS_BF_MSK (1 << RATE_MCS_BF_POS)
274
275 /*
276 * Bit 20-21: HE guard interval and LTF type.
277 * (0) 1xLTF+1.6us, (1) 2xLTF+0.8us,
278 * (2) 2xLTF+1.6us, (3) 4xLTF+3.2us
279 */
280 #define RATE_MCS_HE_GI_LTF_POS 20
281 #define RATE_MCS_HE_GI_LTF_MSK (3 << RATE_MCS_HE_GI_LTF_POS)
282
283 /* Bit 22-23: HE type. (0) SU, (1) SU_EXT, (2) MU, (3) trigger based */
284 #define RATE_MCS_HE_TYPE_POS 22
285 #define RATE_MCS_HE_TYPE_MSK (3 << RATE_MCS_HE_TYPE_POS)
286
287 /* Bit 24-25: (0) 20MHz (no dup), (1) 2x20MHz, (2) 4x20MHz, 3 8x20MHz */
288 #define RATE_MCS_DUP_POS 24
289 #define RATE_MCS_DUP_MSK (3 << RATE_MCS_DUP_POS)
290
291 /* Bit 27: (1) LDPC enabled, (0) LDPC disabled */
292 #define RATE_MCS_LDPC_POS 27
293 #define RATE_MCS_LDPC_MSK (1 << RATE_MCS_LDPC_POS)
294
295
296 /* Link Quality definitions */
297
298 /* # entries in rate scale table to support Tx retries */
299 #define LQ_MAX_RETRY_NUM 16
300
301 /* Link quality command flags bit fields */
302
303 /* Bit 0: (0) Don't use RTS (1) Use RTS */
304 #define LQ_FLAG_USE_RTS_POS 0
305 #define LQ_FLAG_USE_RTS_MSK (1 << LQ_FLAG_USE_RTS_POS)
306
307 /* Bit 1-3: LQ command color. Used to match responses to LQ commands */
308 #define LQ_FLAG_COLOR_POS 1
309 #define LQ_FLAG_COLOR_MSK (7 << LQ_FLAG_COLOR_POS)
310 #define LQ_FLAG_COLOR_GET(_f) (((_f) & LQ_FLAG_COLOR_MSK) >>\
311 LQ_FLAG_COLOR_POS)
312 #define LQ_FLAGS_COLOR_INC(_c) ((((_c) + 1) << LQ_FLAG_COLOR_POS) &\
313 LQ_FLAG_COLOR_MSK)
314 #define LQ_FLAG_COLOR_SET(_f, _c) ((_c) | ((_f) & ~LQ_FLAG_COLOR_MSK))
315
316 /* Bit 4-5: Tx RTS BW Signalling
317 * (0) No RTS BW signalling
318 * (1) Static BW signalling
319 * (2) Dynamic BW signalling
320 */
321 #define LQ_FLAG_RTS_BW_SIG_POS 4
322 #define LQ_FLAG_RTS_BW_SIG_NONE (0 << LQ_FLAG_RTS_BW_SIG_POS)
323 #define LQ_FLAG_RTS_BW_SIG_STATIC (1 << LQ_FLAG_RTS_BW_SIG_POS)
324 #define LQ_FLAG_RTS_BW_SIG_DYNAMIC (2 << LQ_FLAG_RTS_BW_SIG_POS)
325
326 /* Bit 6: (0) No dynamic BW selection (1) Allow dynamic BW selection
327 * Dyanmic BW selection allows Tx with narrower BW then requested in rates
328 */
329 #define LQ_FLAG_DYNAMIC_BW_POS 6
330 #define LQ_FLAG_DYNAMIC_BW_MSK (1 << LQ_FLAG_DYNAMIC_BW_POS)
331
332 /* Single Stream Tx Parameters (lq_cmd->ss_params)
333 * Flags to control a smart FW decision about whether BFER/STBC/SISO will be
334 * used for single stream Tx.
335 */
336
337 /* Bit 0-1: Max STBC streams allowed. Can be 0-3.
338 * (0) - No STBC allowed
339 * (1) - 2x1 STBC allowed (HT/VHT)
340 * (2) - 4x2 STBC allowed (HT/VHT)
341 * (3) - 3x2 STBC allowed (HT only)
342 * All our chips are at most 2 antennas so only (1) is valid for now.
343 */
344 #define LQ_SS_STBC_ALLOWED_POS 0
345 #define LQ_SS_STBC_ALLOWED_MSK (3 << LQ_SS_STBC_ALLOWED_MSK)
346
347 /* 2x1 STBC is allowed */
348 #define LQ_SS_STBC_1SS_ALLOWED (1 << LQ_SS_STBC_ALLOWED_POS)
349
350 /* Bit 2: Beamformer (VHT only) is allowed */
351 #define LQ_SS_BFER_ALLOWED_POS 2
352 #define LQ_SS_BFER_ALLOWED (1 << LQ_SS_BFER_ALLOWED_POS)
353
354 /* Bit 3: Force BFER or STBC for testing
355 * If this is set:
356 * If BFER is allowed then force the ucode to choose BFER else
357 * If STBC is allowed then force the ucode to choose STBC over SISO
358 */
359 #define LQ_SS_FORCE_POS 3
360 #define LQ_SS_FORCE (1 << LQ_SS_FORCE_POS)
361
362 /* Bit 31: ss_params field is valid. Used for FW backward compatibility
363 * with other drivers which don't support the ss_params API yet
364 */
365 #define LQ_SS_PARAMS_VALID_POS 31
366 #define LQ_SS_PARAMS_VALID (1 << LQ_SS_PARAMS_VALID_POS)
367
368 /**
369 * struct iwl_lq_cmd - link quality command
370 * @sta_id: station to update
371 * @control: not used
372 * @flags: combination of LQ_FLAG_*
373 * @mimo_delim: the first SISO index in rs_table, which separates MIMO
374 * and SISO rates
375 * @single_stream_ant_msk: best antenna for SISO (can be dual in CDD).
376 * Should be ANT_[ABC]
377 * @dual_stream_ant_msk: best antennas for MIMO, combination of ANT_[ABC]
378 * @initial_rate_index: first index from rs_table per AC category
379 * @agg_time_limit: aggregation max time threshold in usec/100, meaning
380 * value of 100 is one usec. Range is 100 to 8000
381 * @agg_disable_start_th: try-count threshold for starting aggregation.
382 * If a frame has higher try-count, it should not be selected for
383 * starting an aggregation sequence.
384 * @agg_frame_cnt_limit: max frame count in an aggregation.
385 * 0: no limit
386 * 1: no aggregation (one frame per aggregation)
387 * 2 - 0x3f: maximal number of frames (up to 3f == 63)
388 * @rs_table: array of rates for each TX try, each is rate_n_flags,
389 * meaning it is a combination of RATE_MCS_* and IWL_RATE_*_PLCP
390 * @ss_params: single stream features. declare whether STBC or BFER are allowed.
391 */
392 struct iwl_lq_cmd {
393 u8 sta_id;
394 u8 reduced_tpc;
395 u16 control;
396 /* LINK_QUAL_GENERAL_PARAMS_API_S_VER_1 */
397 u8 flags;
398 u8 mimo_delim;
399 u8 single_stream_ant_msk;
400 u8 dual_stream_ant_msk;
401 u8 initial_rate_index[AC_NUM];
402 /* LINK_QUAL_AGG_PARAMS_API_S_VER_1 */
403 __le16 agg_time_limit;
404 u8 agg_disable_start_th;
405 u8 agg_frame_cnt_limit;
406 __le32 reserved2;
407 __le32 rs_table[LQ_MAX_RETRY_NUM];
408 __le32 ss_params;
409 }; /* LINK_QUALITY_CMD_API_S_VER_1 */
410 #endif /* __fw_api_rs_h__ */