projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'v3.10.96' into update
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / sound / soc / codecs / cs42l52.c
CommitLineData
dfe0f98b
BA		 1/*
2 * cs42l52.c -- CS42L52 ALSA SoC audio driver
3 *
4 * Copyright 2012 CirrusLogic, Inc.
5 *
6 * Author: Georgi Vlaev <joe@nucleusys.com>
7 * Author: Brian Austin <brian.austin@cirrus.com>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 *
13 */
14
15#include <linux/module.h>
16#include <linux/moduleparam.h>
dfe0f98b
BA		 17#include <linux/kernel.h>
18#include <linux/init.h>
19#include <linux/delay.h>
20#include <linux/pm.h>
21#include <linux/i2c.h>
22#include <linux/input.h>
23#include <linux/regmap.h>
24#include <linux/slab.h>
25#include <linux/workqueue.h>
26#include <linux/platform_device.h>
dfe0f98b
BA		 27#include <sound/core.h>
28#include <sound/pcm.h>
29#include <sound/pcm_params.h>
30#include <sound/soc.h>
31#include <sound/soc-dapm.h>
32#include <sound/initval.h>
33#include <sound/tlv.h>
34#include <sound/cs42l52.h>
35#include "cs42l52.h"
36
37struct sp_config {
38 u8 spc, format, spfs;
39 u32 srate;
40};
41
42struct cs42l52_private {
43 struct regmap *regmap;
44 struct snd_soc_codec *codec;
45 struct device *dev;
46 struct sp_config config;
47 struct cs42l52_platform_data pdata;
48 u32 sysclk;
49 u8 mclksel;
50 u32 mclk;
51 u8 flags;
52#if defined(CONFIG_INPUT) || defined(CONFIG_INPUT_MODULE)
53 struct input_dev *beep;
54 struct work_struct beep_work;
55 int beep_rate;
56#endif
57};
58
59static const struct reg_default cs42l52_reg_defaults[] = {
60 { CS42L52_PWRCTL1, 0x9F }, /* r02 PWRCTL 1 */
61 { CS42L52_PWRCTL2, 0x07 }, /* r03 PWRCTL 2 */
62 { CS42L52_PWRCTL3, 0xFF }, /* r04 PWRCTL 3 */
63 { CS42L52_CLK_CTL, 0xA0 }, /* r05 Clocking Ctl */
64 { CS42L52_IFACE_CTL1, 0x00 }, /* r06 Interface Ctl 1 */
65 { CS42L52_ADC_PGA_A, 0x80 }, /* r08 Input A Select */
66 { CS42L52_ADC_PGA_B, 0x80 }, /* r09 Input B Select */
67 { CS42L52_ANALOG_HPF_CTL, 0xA5 }, /* r0A Analog HPF Ctl */
68 { CS42L52_ADC_HPF_FREQ, 0x00 }, /* r0B ADC HPF Corner Freq */
69 { CS42L52_ADC_MISC_CTL, 0x00 }, /* r0C Misc. ADC Ctl */
70 { CS42L52_PB_CTL1, 0x60 }, /* r0D Playback Ctl 1 */
71 { CS42L52_MISC_CTL, 0x02 }, /* r0E Misc. Ctl */
72 { CS42L52_PB_CTL2, 0x00 }, /* r0F Playback Ctl 2 */
73 { CS42L52_MICA_CTL, 0x00 }, /* r10 MICA Amp Ctl */
74 { CS42L52_MICB_CTL, 0x00 }, /* r11 MICB Amp Ctl */
75 { CS42L52_PGAA_CTL, 0x00 }, /* r12 PGAA Vol, Misc. */
76 { CS42L52_PGAB_CTL, 0x00 }, /* r13 PGAB Vol, Misc. */
77 { CS42L52_PASSTHRUA_VOL, 0x00 }, /* r14 Bypass A Vol */
78 { CS42L52_PASSTHRUB_VOL, 0x00 }, /* r15 Bypass B Vol */
79 { CS42L52_ADCA_VOL, 0x00 }, /* r16 ADCA Volume */
80 { CS42L52_ADCB_VOL, 0x00 }, /* r17 ADCB Volume */
81 { CS42L52_ADCA_MIXER_VOL, 0x80 }, /* r18 ADCA Mixer Volume */
82 { CS42L52_ADCB_MIXER_VOL, 0x80 }, /* r19 ADCB Mixer Volume */
83 { CS42L52_PCMA_MIXER_VOL, 0x00 }, /* r1A PCMA Mixer Volume */
84 { CS42L52_PCMB_MIXER_VOL, 0x00 }, /* r1B PCMB Mixer Volume */
85 { CS42L52_BEEP_FREQ, 0x00 }, /* r1C Beep Freq on Time */
86 { CS42L52_BEEP_VOL, 0x00 }, /* r1D Beep Volume off Time */
87 { CS42L52_BEEP_TONE_CTL, 0x00 }, /* r1E Beep Tone Cfg. */
88 { CS42L52_TONE_CTL, 0x00 }, /* r1F Tone Ctl */
04d245b7 89 { CS42L52_MASTERA_VOL, 0x00 }, /* r20 Master A Volume */
dfe0f98b
BA		 90 { CS42L52_MASTERB_VOL, 0x00 }, /* r21 Master B Volume */
91 { CS42L52_HPA_VOL, 0x00 }, /* r22 Headphone A Volume */
92 { CS42L52_HPB_VOL, 0x00 }, /* r23 Headphone B Volume */
93 { CS42L52_SPKA_VOL, 0x00 }, /* r24 Speaker A Volume */
94 { CS42L52_SPKB_VOL, 0x00 }, /* r25 Speaker B Volume */
95 { CS42L52_ADC_PCM_MIXER, 0x00 }, /* r26 Channel Mixer and Swap */
96 { CS42L52_LIMITER_CTL1, 0x00 }, /* r27 Limit Ctl 1 Thresholds */
97 { CS42L52_LIMITER_CTL2, 0x7F }, /* r28 Limit Ctl 2 Release Rate */
98 { CS42L52_LIMITER_AT_RATE, 0xC0 }, /* r29 Limiter Attack Rate */
99 { CS42L52_ALC_CTL, 0x00 }, /* r2A ALC Ctl 1 Attack Rate */
100 { CS42L52_ALC_RATE, 0x3F }, /* r2B ALC Release Rate */
101 { CS42L52_ALC_THRESHOLD, 0x3f }, /* r2C ALC Thresholds */
102 { CS42L52_NOISE_GATE_CTL, 0x00 }, /* r2D Noise Gate Ctl */
103 { CS42L52_CLK_STATUS, 0x00 }, /* r2E Overflow and Clock Status */
104 { CS42L52_BATT_COMPEN, 0x00 }, /* r2F battery Compensation */
105 { CS42L52_BATT_LEVEL, 0x00 }, /* r30 VP Battery Level */
106 { CS42L52_SPK_STATUS, 0x00 }, /* r31 Speaker Status */
107 { CS42L52_TEM_CTL, 0x3B }, /* r32 Temp Ctl */
108 { CS42L52_THE_FOLDBACK, 0x00 }, /* r33 Foldback */
109};
110
111static bool cs42l52_readable_register(struct device *dev, unsigned int reg)
112{
113 switch (reg) {
114 case CS42L52_CHIP:
115 case CS42L52_PWRCTL1:
116 case CS42L52_PWRCTL2:
117 case CS42L52_PWRCTL3:
118 case CS42L52_CLK_CTL:
119 case CS42L52_IFACE_CTL1:
120 case CS42L52_IFACE_CTL2:
121 case CS42L52_ADC_PGA_A:
122 case CS42L52_ADC_PGA_B:
123 case CS42L52_ANALOG_HPF_CTL:
124 case CS42L52_ADC_HPF_FREQ:
125 case CS42L52_ADC_MISC_CTL:
126 case CS42L52_PB_CTL1:
127 case CS42L52_MISC_CTL:
128 case CS42L52_PB_CTL2:
129 case CS42L52_MICA_CTL:
130 case CS42L52_MICB_CTL:
131 case CS42L52_PGAA_CTL:
132 case CS42L52_PGAB_CTL:
133 case CS42L52_PASSTHRUA_VOL:
134 case CS42L52_PASSTHRUB_VOL:
135 case CS42L52_ADCA_VOL:
136 case CS42L52_ADCB_VOL:
137 case CS42L52_ADCA_MIXER_VOL:
138 case CS42L52_ADCB_MIXER_VOL:
139 case CS42L52_PCMA_MIXER_VOL:
140 case CS42L52_PCMB_MIXER_VOL:
141 case CS42L52_BEEP_FREQ:
142 case CS42L52_BEEP_VOL:
143 case CS42L52_BEEP_TONE_CTL:
144 case CS42L52_TONE_CTL:
145 case CS42L52_MASTERA_VOL:
146 case CS42L52_MASTERB_VOL:
147 case CS42L52_HPA_VOL:
148 case CS42L52_HPB_VOL:
149 case CS42L52_SPKA_VOL:
150 case CS42L52_SPKB_VOL:
151 case CS42L52_ADC_PCM_MIXER:
152 case CS42L52_LIMITER_CTL1:
153 case CS42L52_LIMITER_CTL2:
154 case CS42L52_LIMITER_AT_RATE:
155 case CS42L52_ALC_CTL:
156 case CS42L52_ALC_RATE:
157 case CS42L52_ALC_THRESHOLD:
158 case CS42L52_NOISE_GATE_CTL:
159 case CS42L52_CLK_STATUS:
160 case CS42L52_BATT_COMPEN:
161 case CS42L52_BATT_LEVEL:
162 case CS42L52_SPK_STATUS:
163 case CS42L52_TEM_CTL:
164 case CS42L52_THE_FOLDBACK:
165 case CS42L52_CHARGE_PUMP:
166 return true;
167 default:
168 return false;
169 }
170}
171
172static bool cs42l52_volatile_register(struct device *dev, unsigned int reg)
173{
174 switch (reg) {
175 case CS42L52_IFACE_CTL2:
176 case CS42L52_CLK_STATUS:
177 case CS42L52_BATT_LEVEL:
178 case CS42L52_SPK_STATUS:
179 case CS42L52_CHARGE_PUMP:
180 return 1;
181 default:
182 return 0;
183 }
184}
185
186static DECLARE_TLV_DB_SCALE(hl_tlv, -10200, 50, 0);
187
188static DECLARE_TLV_DB_SCALE(hpd_tlv, -9600, 50, 1);
189
190static DECLARE_TLV_DB_SCALE(ipd_tlv, -9600, 100, 0);
191
192static DECLARE_TLV_DB_SCALE(mic_tlv, 1600, 100, 0);
193
194static DECLARE_TLV_DB_SCALE(pga_tlv, -600, 50, 0);
195
8ac60a68
NS		 196static DECLARE_TLV_DB_SCALE(mix_tlv, -50, 50, 0);
197
dfe0f98b
BA		 198static const unsigned int limiter_tlv[] = {
199 TLV_DB_RANGE_HEAD(2),
200 0, 2, TLV_DB_SCALE_ITEM(-3000, 600, 0),
201 3, 7, TLV_DB_SCALE_ITEM(-1200, 300, 0),
202};
203
204static const char * const cs42l52_adca_text[] = {
205 "Input1A", "Input2A", "Input3A", "Input4A", "PGA Input Left"};
206
207static const char * const cs42l52_adcb_text[] = {
208 "Input1B", "Input2B", "Input3B", "Input4B", "PGA Input Right"};
209
210static const struct soc_enum adca_enum =
211 SOC_ENUM_SINGLE(CS42L52_ADC_PGA_A, 5,
212 ARRAY_SIZE(cs42l52_adca_text), cs42l52_adca_text);
213
214static const struct soc_enum adcb_enum =
215 SOC_ENUM_SINGLE(CS42L52_ADC_PGA_B, 5,
216 ARRAY_SIZE(cs42l52_adcb_text), cs42l52_adcb_text);
217
218static const struct snd_kcontrol_new adca_mux =
219 SOC_DAPM_ENUM("Left ADC Input Capture Mux", adca_enum);
220
221static const struct snd_kcontrol_new adcb_mux =
222 SOC_DAPM_ENUM("Right ADC Input Capture Mux", adcb_enum);
223
224static const char * const mic_bias_level_text[] = {
225 "0.5 +VA", "0.6 +VA", "0.7 +VA",
226 "0.8 +VA", "0.83 +VA", "0.91 +VA"
227};
228
229static const struct soc_enum mic_bias_level_enum =
0b6e81d1 230 SOC_ENUM_SINGLE(CS42L52_IFACE_CTL2, 0,
dfe0f98b
BA		 231 ARRAY_SIZE(mic_bias_level_text), mic_bias_level_text);
232
233static const char * const cs42l52_mic_text[] = { "Single", "Differential" };
234
235static const struct soc_enum mica_enum =
236 SOC_ENUM_SINGLE(CS42L52_MICA_CTL, 5,
237 ARRAY_SIZE(cs42l52_mic_text), cs42l52_mic_text);
238
239static const struct soc_enum micb_enum =
240 SOC_ENUM_SINGLE(CS42L52_MICB_CTL, 5,
241 ARRAY_SIZE(cs42l52_mic_text), cs42l52_mic_text);
242
243static const struct snd_kcontrol_new mica_mux =
244 SOC_DAPM_ENUM("Left Mic Input Capture Mux", mica_enum);
245
246static const struct snd_kcontrol_new micb_mux =
247 SOC_DAPM_ENUM("Right Mic Input Capture Mux", micb_enum);
248
249static const char * const digital_output_mux_text[] = {"ADC", "DSP"};
250
251static const struct soc_enum digital_output_mux_enum =
252 SOC_ENUM_SINGLE(CS42L52_ADC_MISC_CTL, 6,
253 ARRAY_SIZE(digital_output_mux_text),
254 digital_output_mux_text);
255
256static const struct snd_kcontrol_new digital_output_mux =
257 SOC_DAPM_ENUM("Digital Output Mux", digital_output_mux_enum);
258
259static const char * const hp_gain_num_text[] = {
260 "0.3959", "0.4571", "0.5111", "0.6047",
261 "0.7099", "0.8399", "1.000", "1.1430"
262};
263
264static const struct soc_enum hp_gain_enum =
7d8acf2c 265 SOC_ENUM_SINGLE(CS42L52_PB_CTL1, 5,
dfe0f98b
BA		 266 ARRAY_SIZE(hp_gain_num_text), hp_gain_num_text);
267
268static const char * const beep_pitch_text[] = {
269 "C4", "C5", "D5", "E5", "F5", "G5", "A5", "B5",
270 "C6", "D6", "E6", "F6", "G6", "A6", "B6", "C7"
271};
272
273static const struct soc_enum beep_pitch_enum =
274 SOC_ENUM_SINGLE(CS42L52_BEEP_FREQ, 4,
275 ARRAY_SIZE(beep_pitch_text), beep_pitch_text);
276
277static const char * const beep_ontime_text[] = {
278 "86 ms", "430 ms", "780 ms", "1.20 s", "1.50 s",
279 "1.80 s", "2.20 s", "2.50 s", "2.80 s", "3.20 s",
280 "3.50 s", "3.80 s", "4.20 s", "4.50 s", "4.80 s", "5.20 s"
281};
282
283static const struct soc_enum beep_ontime_enum =
284 SOC_ENUM_SINGLE(CS42L52_BEEP_FREQ, 0,
285 ARRAY_SIZE(beep_ontime_text), beep_ontime_text);
286
287static const char * const beep_offtime_text[] = {
288 "1.23 s", "2.58 s", "3.90 s", "5.20 s",
289 "6.60 s", "8.05 s", "9.35 s", "10.80 s"
290};
291
292static const struct soc_enum beep_offtime_enum =
293 SOC_ENUM_SINGLE(CS42L52_BEEP_VOL, 5,
294 ARRAY_SIZE(beep_offtime_text), beep_offtime_text);
295
296static const char * const beep_config_text[] = {
297 "Off", "Single", "Multiple", "Continuous"
298};
299
300static const struct soc_enum beep_config_enum =
301 SOC_ENUM_SINGLE(CS42L52_BEEP_TONE_CTL, 6,
302 ARRAY_SIZE(beep_config_text), beep_config_text);
303
304static const char * const beep_bass_text[] = {
305 "50 Hz", "100 Hz", "200 Hz", "250 Hz"
306};
307
308static const struct soc_enum beep_bass_enum =
309 SOC_ENUM_SINGLE(CS42L52_BEEP_TONE_CTL, 1,
310 ARRAY_SIZE(beep_bass_text), beep_bass_text);
311
312static const char * const beep_treble_text[] = {
313 "5 kHz", "7 kHz", "10 kHz", " 15 kHz"
314};
315
316static const struct soc_enum beep_treble_enum =
317 SOC_ENUM_SINGLE(CS42L52_BEEP_TONE_CTL, 3,
318 ARRAY_SIZE(beep_treble_text), beep_treble_text);
319
320static const char * const ng_threshold_text[] = {
321 "-34dB", "-37dB", "-40dB", "-43dB",
322 "-46dB", "-52dB", "-58dB", "-64dB"
323};
324
325static const struct soc_enum ng_threshold_enum =
326 SOC_ENUM_SINGLE(CS42L52_NOISE_GATE_CTL, 2,
327 ARRAY_SIZE(ng_threshold_text), ng_threshold_text);
328
329static const char * const cs42l52_ng_delay_text[] = {
330 "50ms", "100ms", "150ms", "200ms"};
331
332static const struct soc_enum ng_delay_enum =
333 SOC_ENUM_SINGLE(CS42L52_NOISE_GATE_CTL, 0,
334 ARRAY_SIZE(cs42l52_ng_delay_text), cs42l52_ng_delay_text);
335
336static const char * const cs42l52_ng_type_text[] = {
337 "Apply Specific", "Apply All"
338};
339
340static const struct soc_enum ng_type_enum =
341 SOC_ENUM_SINGLE(CS42L52_NOISE_GATE_CTL, 6,
342 ARRAY_SIZE(cs42l52_ng_type_text), cs42l52_ng_type_text);
343
344static const char * const left_swap_text[] = {
345 "Left", "LR 2", "Right"};
346
347static const char * const right_swap_text[] = {
348 "Right", "LR 2", "Left"};
349
350static const unsigned int swap_values[] = { 0, 1, 3 };
351
352static const struct soc_enum adca_swap_enum =
616bdd72 353 SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 2, 3,
dfe0f98b
BA		 354 ARRAY_SIZE(left_swap_text),
355 left_swap_text,
356 swap_values);
357
358static const struct snd_kcontrol_new adca_mixer =
359 SOC_DAPM_ENUM("Route", adca_swap_enum);
360
361static const struct soc_enum pcma_swap_enum =
616bdd72 362 SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 6, 3,
dfe0f98b
BA		 363 ARRAY_SIZE(left_swap_text),
364 left_swap_text,
365 swap_values);
366
367static const struct snd_kcontrol_new pcma_mixer =
368 SOC_DAPM_ENUM("Route", pcma_swap_enum);
369
370static const struct soc_enum adcb_swap_enum =
616bdd72 371 SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 0, 3,
dfe0f98b
BA		 372 ARRAY_SIZE(right_swap_text),
373 right_swap_text,
374 swap_values);
375
376static const struct snd_kcontrol_new adcb_mixer =
377 SOC_DAPM_ENUM("Route", adcb_swap_enum);
378
379static const struct soc_enum pcmb_swap_enum =
616bdd72 380 SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 4, 3,
dfe0f98b
BA		 381 ARRAY_SIZE(right_swap_text),
382 right_swap_text,
383 swap_values);
384
385static const struct snd_kcontrol_new pcmb_mixer =
386 SOC_DAPM_ENUM("Route", pcmb_swap_enum);
387
388
389static const struct snd_kcontrol_new passthrul_ctl =
390 SOC_DAPM_SINGLE("Switch", CS42L52_MISC_CTL, 6, 1, 0);
391
392static const struct snd_kcontrol_new passthrur_ctl =
393 SOC_DAPM_SINGLE("Switch", CS42L52_MISC_CTL, 7, 1, 0);
394
395static const struct snd_kcontrol_new spkl_ctl =
396 SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 0, 1, 1);
397
398static const struct snd_kcontrol_new spkr_ctl =
399 SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 2, 1, 1);
400
401static const struct snd_kcontrol_new hpl_ctl =
402 SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 4, 1, 1);
403
404static const struct snd_kcontrol_new hpr_ctl =
405 SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 6, 1, 1);
406
407static const struct snd_kcontrol_new cs42l52_snd_controls[] = {
408
409 SOC_DOUBLE_R_SX_TLV("Master Volume", CS42L52_MASTERA_VOL,
410 CS42L52_MASTERB_VOL, 0, 0x34, 0xE4, hl_tlv),
411
412 SOC_DOUBLE_R_SX_TLV("Headphone Volume", CS42L52_HPA_VOL,
413 CS42L52_HPB_VOL, 0, 0x34, 0xCC, hpd_tlv),
414
415 SOC_ENUM("Headphone Analog Gain", hp_gain_enum),
416
417 SOC_DOUBLE_R_SX_TLV("Speaker Volume", CS42L52_SPKA_VOL,
99674c72 418 CS42L52_SPKB_VOL, 0, 0x1, 0xff, hl_tlv),
dfe0f98b
BA		 419
420 SOC_DOUBLE_R_SX_TLV("Bypass Volume", CS42L52_PASSTHRUA_VOL,
421 CS42L52_PASSTHRUB_VOL, 6, 0x18, 0x90, pga_tlv),
422
423 SOC_DOUBLE("Bypass Mute", CS42L52_MISC_CTL, 4, 5, 1, 0),
424
425 SOC_DOUBLE_R_TLV("MIC Gain Volume", CS42L52_MICA_CTL,
426 CS42L52_MICB_CTL, 0, 0x10, 0, mic_tlv),
427
428 SOC_ENUM("MIC Bias Level", mic_bias_level_enum),
429
430 SOC_DOUBLE_R_SX_TLV("ADC Volume", CS42L52_ADCA_VOL,
431 CS42L52_ADCB_VOL, 7, 0x80, 0xA0, ipd_tlv),
432 SOC_DOUBLE_R_SX_TLV("ADC Mixer Volume",
433 CS42L52_ADCA_MIXER_VOL, CS42L52_ADCB_MIXER_VOL,
434 6, 0x7f, 0x19, ipd_tlv),
435
436 SOC_DOUBLE("ADC Switch", CS42L52_ADC_MISC_CTL, 0, 1, 1, 0),
437
438 SOC_DOUBLE_R("ADC Mixer Switch", CS42L52_ADCA_MIXER_VOL,
439 CS42L52_ADCB_MIXER_VOL, 7, 1, 1),
440
441 SOC_DOUBLE_R_SX_TLV("PGA Volume", CS42L52_PGAA_CTL,
442 CS42L52_PGAB_CTL, 0, 0x28, 0x30, pga_tlv),
443
444 SOC_DOUBLE_R_SX_TLV("PCM Mixer Volume",
445 CS42L52_PCMA_MIXER_VOL, CS42L52_PCMB_MIXER_VOL,
8ac60a68 446 0, 0x7f, 0x19, mix_tlv),
dfe0f98b
BA		 447 SOC_DOUBLE_R("PCM Mixer Switch",
448 CS42L52_PCMA_MIXER_VOL, CS42L52_PCMB_MIXER_VOL, 7, 1, 1),
449
450 SOC_ENUM("Beep Config", beep_config_enum),
451 SOC_ENUM("Beep Pitch", beep_pitch_enum),
452 SOC_ENUM("Beep on Time", beep_ontime_enum),
453 SOC_ENUM("Beep off Time", beep_offtime_enum),
6b907d95 454 SOC_SINGLE_SX_TLV("Beep Volume", CS42L52_BEEP_VOL, 0, 0x07, 0x1f, hl_tlv),
dfe0f98b
BA		 455 SOC_SINGLE("Beep Mixer Switch", CS42L52_BEEP_TONE_CTL, 5, 1, 1),
456 SOC_ENUM("Beep Treble Corner Freq", beep_treble_enum),
457 SOC_ENUM("Beep Bass Corner Freq", beep_bass_enum),
458
459 SOC_SINGLE("Tone Control Switch", CS42L52_BEEP_TONE_CTL, 0, 1, 1),
460 SOC_SINGLE_TLV("Treble Gain Volume",
461 CS42L52_TONE_CTL, 4, 15, 1, hl_tlv),
462 SOC_SINGLE_TLV("Bass Gain Volume",
463 CS42L52_TONE_CTL, 0, 15, 1, hl_tlv),
464
465 /* Limiter */
466 SOC_SINGLE_TLV("Limiter Max Threshold Volume",
467 CS42L52_LIMITER_CTL1, 5, 7, 0, limiter_tlv),
468 SOC_SINGLE_TLV("Limiter Cushion Threshold Volume",
469 CS42L52_LIMITER_CTL1, 2, 7, 0, limiter_tlv),
470 SOC_SINGLE_TLV("Limiter Release Rate Volume",
471 CS42L52_LIMITER_CTL2, 0, 63, 0, limiter_tlv),
472 SOC_SINGLE_TLV("Limiter Attack Rate Volume",
473 CS42L52_LIMITER_AT_RATE, 0, 63, 0, limiter_tlv),
474
475 SOC_SINGLE("Limiter SR Switch", CS42L52_LIMITER_CTL1, 1, 1, 0),
476 SOC_SINGLE("Limiter ZC Switch", CS42L52_LIMITER_CTL1, 0, 1, 0),
477 SOC_SINGLE("Limiter Switch", CS42L52_LIMITER_CTL2, 7, 1, 0),
478
479 /* ALC */
480 SOC_SINGLE_TLV("ALC Attack Rate Volume", CS42L52_ALC_CTL,
481 0, 63, 0, limiter_tlv),
482 SOC_SINGLE_TLV("ALC Release Rate Volume", CS42L52_ALC_RATE,
483 0, 63, 0, limiter_tlv),
484 SOC_SINGLE_TLV("ALC Max Threshold Volume", CS42L52_ALC_THRESHOLD,
485 5, 7, 0, limiter_tlv),
486 SOC_SINGLE_TLV("ALC Min Threshold Volume", CS42L52_ALC_THRESHOLD,
487 2, 7, 0, limiter_tlv),
488
489 SOC_DOUBLE_R("ALC SR Capture Switch", CS42L52_PGAA_CTL,
490 CS42L52_PGAB_CTL, 7, 1, 1),
491 SOC_DOUBLE_R("ALC ZC Capture Switch", CS42L52_PGAA_CTL,
492 CS42L52_PGAB_CTL, 6, 1, 1),
493 SOC_DOUBLE("ALC Capture Switch", CS42L52_ALC_CTL, 6, 7, 1, 0),
494
495 /* Noise gate */
496 SOC_ENUM("NG Type Switch", ng_type_enum),
497 SOC_SINGLE("NG Enable Switch", CS42L52_NOISE_GATE_CTL, 6, 1, 0),
498 SOC_SINGLE("NG Boost Switch", CS42L52_NOISE_GATE_CTL, 5, 1, 1),
499 SOC_ENUM("NG Threshold", ng_threshold_enum),
500 SOC_ENUM("NG Delay", ng_delay_enum),
501
502 SOC_DOUBLE("HPF Switch", CS42L52_ANALOG_HPF_CTL, 5, 7, 1, 0),
503
504 SOC_DOUBLE("Analog SR Switch", CS42L52_ANALOG_HPF_CTL, 1, 3, 1, 1),
505 SOC_DOUBLE("Analog ZC Switch", CS42L52_ANALOG_HPF_CTL, 0, 2, 1, 1),
506 SOC_SINGLE("Digital SR Switch", CS42L52_MISC_CTL, 1, 1, 0),
507 SOC_SINGLE("Digital ZC Switch", CS42L52_MISC_CTL, 0, 1, 0),
508 SOC_SINGLE("Deemphasis Switch", CS42L52_MISC_CTL, 2, 1, 0),
509
510 SOC_SINGLE("Batt Compensation Switch", CS42L52_BATT_COMPEN, 7, 1, 0),
511 SOC_SINGLE("Batt VP Monitor Switch", CS42L52_BATT_COMPEN, 6, 1, 0),
512 SOC_SINGLE("Batt VP ref", CS42L52_BATT_COMPEN, 0, 0x0f, 0),
513
514 SOC_SINGLE("PGA AIN1L Switch", CS42L52_ADC_PGA_A, 0, 1, 0),
515 SOC_SINGLE("PGA AIN1R Switch", CS42L52_ADC_PGA_B, 0, 1, 0),
516 SOC_SINGLE("PGA AIN2L Switch", CS42L52_ADC_PGA_A, 1, 1, 0),
517 SOC_SINGLE("PGA AIN2R Switch", CS42L52_ADC_PGA_B, 1, 1, 0),
518
519 SOC_SINGLE("PGA AIN3L Switch", CS42L52_ADC_PGA_A, 2, 1, 0),
520 SOC_SINGLE("PGA AIN3R Switch", CS42L52_ADC_PGA_B, 2, 1, 0),
521
522 SOC_SINGLE("PGA AIN4L Switch", CS42L52_ADC_PGA_A, 3, 1, 0),
523 SOC_SINGLE("PGA AIN4R Switch", CS42L52_ADC_PGA_B, 3, 1, 0),
524
525 SOC_SINGLE("PGA MICA Switch", CS42L52_ADC_PGA_A, 4, 1, 0),
526 SOC_SINGLE("PGA MICB Switch", CS42L52_ADC_PGA_B, 4, 1, 0),
527
528};
529
530static const struct snd_soc_dapm_widget cs42l52_dapm_widgets[] = {
531
532 SND_SOC_DAPM_INPUT("AIN1L"),
533 SND_SOC_DAPM_INPUT("AIN1R"),
534 SND_SOC_DAPM_INPUT("AIN2L"),
535 SND_SOC_DAPM_INPUT("AIN2R"),
536 SND_SOC_DAPM_INPUT("AIN3L"),
537 SND_SOC_DAPM_INPUT("AIN3R"),
538 SND_SOC_DAPM_INPUT("AIN4L"),
539 SND_SOC_DAPM_INPUT("AIN4R"),
540 SND_SOC_DAPM_INPUT("MICA"),
541 SND_SOC_DAPM_INPUT("MICB"),
542 SND_SOC_DAPM_SIGGEN("Beep"),
543
544 SND_SOC_DAPM_AIF_OUT("AIFOUTL", NULL, 0,
545 SND_SOC_NOPM, 0, 0),
546 SND_SOC_DAPM_AIF_OUT("AIFOUTR", NULL, 0,
547 SND_SOC_NOPM, 0, 0),
548
549 SND_SOC_DAPM_MUX("MICA Mux", SND_SOC_NOPM, 0, 0, &mica_mux),
550 SND_SOC_DAPM_MUX("MICB Mux", SND_SOC_NOPM, 0, 0, &micb_mux),
551
552 SND_SOC_DAPM_ADC("ADC Left", NULL, CS42L52_PWRCTL1, 1, 1),
553 SND_SOC_DAPM_ADC("ADC Right", NULL, CS42L52_PWRCTL1, 2, 1),
554 SND_SOC_DAPM_PGA("PGA Left", CS42L52_PWRCTL1, 3, 1, NULL, 0),
555 SND_SOC_DAPM_PGA("PGA Right", CS42L52_PWRCTL1, 4, 1, NULL, 0),
556
557 SND_SOC_DAPM_MUX("ADC Left Mux", SND_SOC_NOPM, 0, 0, &adca_mux),
558 SND_SOC_DAPM_MUX("ADC Right Mux", SND_SOC_NOPM, 0, 0, &adcb_mux),
559
560 SND_SOC_DAPM_MUX("ADC Left Swap", SND_SOC_NOPM,
561 0, 0, &adca_mixer),
562 SND_SOC_DAPM_MUX("ADC Right Swap", SND_SOC_NOPM,
563 0, 0, &adcb_mixer),
564
565 SND_SOC_DAPM_MUX("Output Mux", SND_SOC_NOPM,
566 0, 0, &digital_output_mux),
567
568 SND_SOC_DAPM_PGA("PGA MICA", CS42L52_PWRCTL2, 1, 1, NULL, 0),
569 SND_SOC_DAPM_PGA("PGA MICB", CS42L52_PWRCTL2, 2, 1, NULL, 0),
570
571 SND_SOC_DAPM_SUPPLY("Mic Bias", CS42L52_PWRCTL2, 0, 1, NULL, 0),
572 SND_SOC_DAPM_SUPPLY("Charge Pump", CS42L52_PWRCTL1, 7, 1, NULL, 0),
573
574 SND_SOC_DAPM_AIF_IN("AIFINL", NULL, 0,
575 SND_SOC_NOPM, 0, 0),
576 SND_SOC_DAPM_AIF_IN("AIFINR", NULL, 0,
577 SND_SOC_NOPM, 0, 0),
578
579 SND_SOC_DAPM_DAC("DAC Left", NULL, SND_SOC_NOPM, 0, 0),
580 SND_SOC_DAPM_DAC("DAC Right", NULL, SND_SOC_NOPM, 0, 0),
581
582 SND_SOC_DAPM_SWITCH("Bypass Left", CS42L52_MISC_CTL,
583 6, 0, &passthrul_ctl),
584 SND_SOC_DAPM_SWITCH("Bypass Right", CS42L52_MISC_CTL,
585 7, 0, &passthrur_ctl),
586
587 SND_SOC_DAPM_MUX("PCM Left Swap", SND_SOC_NOPM,
588 0, 0, &pcma_mixer),
589 SND_SOC_DAPM_MUX("PCM Right Swap", SND_SOC_NOPM,
590 0, 0, &pcmb_mixer),
591
592 SND_SOC_DAPM_SWITCH("HP Left Amp", SND_SOC_NOPM, 0, 0, &hpl_ctl),
593 SND_SOC_DAPM_SWITCH("HP Right Amp", SND_SOC_NOPM, 0, 0, &hpr_ctl),
594
595 SND_SOC_DAPM_SWITCH("SPK Left Amp", SND_SOC_NOPM, 0, 0, &spkl_ctl),
596 SND_SOC_DAPM_SWITCH("SPK Right Amp", SND_SOC_NOPM, 0, 0, &spkr_ctl),
597
598 SND_SOC_DAPM_OUTPUT("HPOUTA"),
599 SND_SOC_DAPM_OUTPUT("HPOUTB"),
600 SND_SOC_DAPM_OUTPUT("SPKOUTA"),
601 SND_SOC_DAPM_OUTPUT("SPKOUTB"),
602
603};
604
605static const struct snd_soc_dapm_route cs42l52_audio_map[] = {
606
607 {"Capture", NULL, "AIFOUTL"},
608 {"Capture", NULL, "AIFOUTL"},
609
610 {"AIFOUTL", NULL, "Output Mux"},
611 {"AIFOUTR", NULL, "Output Mux"},
612
613 {"Output Mux", "ADC", "ADC Left"},
614 {"Output Mux", "ADC", "ADC Right"},
615
616 {"ADC Left", NULL, "Charge Pump"},
617 {"ADC Right", NULL, "Charge Pump"},
618
619 {"Charge Pump", NULL, "ADC Left Mux"},
620 {"Charge Pump", NULL, "ADC Right Mux"},
621
622 {"ADC Left Mux", "Input1A", "AIN1L"},
623 {"ADC Right Mux", "Input1B", "AIN1R"},
624 {"ADC Left Mux", "Input2A", "AIN2L"},
625 {"ADC Right Mux", "Input2B", "AIN2R"},
626 {"ADC Left Mux", "Input3A", "AIN3L"},
627 {"ADC Right Mux", "Input3B", "AIN3R"},
628 {"ADC Left Mux", "Input4A", "AIN4L"},
629 {"ADC Right Mux", "Input4B", "AIN4R"},
630 {"ADC Left Mux", "PGA Input Left", "PGA Left"},
631 {"ADC Right Mux", "PGA Input Right" , "PGA Right"},
632
633 {"PGA Left", "Switch", "AIN1L"},
634 {"PGA Right", "Switch", "AIN1R"},
635 {"PGA Left", "Switch", "AIN2L"},
636 {"PGA Right", "Switch", "AIN2R"},
637 {"PGA Left", "Switch", "AIN3L"},
638 {"PGA Right", "Switch", "AIN3R"},
639 {"PGA Left", "Switch", "AIN4L"},
640 {"PGA Right", "Switch", "AIN4R"},
641
642 {"PGA Left", "Switch", "PGA MICA"},
643 {"PGA MICA", NULL, "MICA"},
644
645 {"PGA Right", "Switch", "PGA MICB"},
646 {"PGA MICB", NULL, "MICB"},
647
648 {"HPOUTA", NULL, "HP Left Amp"},
649 {"HPOUTB", NULL, "HP Right Amp"},
650 {"HP Left Amp", NULL, "Bypass Left"},
651 {"HP Right Amp", NULL, "Bypass Right"},
652 {"Bypass Left", "Switch", "PGA Left"},
653 {"Bypass Right", "Switch", "PGA Right"},
654 {"HP Left Amp", "Switch", "DAC Left"},
655 {"HP Right Amp", "Switch", "DAC Right"},
656
657 {"SPKOUTA", NULL, "SPK Left Amp"},
658 {"SPKOUTB", NULL, "SPK Right Amp"},
659
660 {"SPK Left Amp", NULL, "Beep"},
661 {"SPK Right Amp", NULL, "Beep"},
662 {"SPK Left Amp", "Switch", "Playback"},
663 {"SPK Right Amp", "Switch", "Playback"},
664
665 {"DAC Left", NULL, "Beep"},
666 {"DAC Right", NULL, "Beep"},
667 {"DAC Left", NULL, "Playback"},
668 {"DAC Right", NULL, "Playback"},
669
670 {"Output Mux", "DSP", "Playback"},
671 {"Output Mux", "DSP", "Playback"},
672
673 {"AIFINL", NULL, "Playback"},
674 {"AIFINR", NULL, "Playback"},
675
676};
677
678struct cs42l52_clk_para {
679 u32 mclk;
680 u32 rate;
681 u8 speed;
682 u8 group;
683 u8 videoclk;
684 u8 ratio;
685 u8 mclkdiv2;
686};
687
688static const struct cs42l52_clk_para clk_map_table[] = {
689 /*8k*/
690 {12288000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
691 {18432000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
692 {12000000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 0},
693 {24000000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 1},
694 {27000000, 8000, CLK_QS_MODE, CLK_32K, CLK_27M_MCLK, CLK_R_125, 0},
695
696 /*11.025k*/
697 {11289600, 11025, CLK_QS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
698 {16934400, 11025, CLK_QS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
699
700 /*16k*/
701 {12288000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
702 {18432000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
703 {12000000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 0},
704 {24000000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 1},
705 {27000000, 16000, CLK_HS_MODE, CLK_32K, CLK_27M_MCLK, CLK_R_125, 1},
706
707 /*22.05k*/
708 {11289600, 22050, CLK_HS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
709 {16934400, 22050, CLK_HS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
710
711 /* 32k */
712 {12288000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
713 {18432000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
714 {12000000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 0},
715 {24000000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 1},
716 {27000000, 32000, CLK_SS_MODE, CLK_32K, CLK_27M_MCLK, CLK_R_125, 0},
717
718 /* 44.1k */
719 {11289600, 44100, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
720 {16934400, 44100, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
721
722 /* 48k */
723 {12288000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
724 {18432000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
725 {12000000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 0},
726 {24000000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 1},
727 {27000000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_27M_MCLK, CLK_R_125, 1},
728
729 /* 88.2k */
730 {11289600, 88200, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
731 {16934400, 88200, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
732
733 /* 96k */
734 {12288000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
735 {18432000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
736 {12000000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 0},
737 {24000000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 1},
738};
739
740static int cs42l52_get_clk(int mclk, int rate)
741{
3271a4fc 742 int i, ret = -EINVAL;
dfe0f98b
BA		 743 u_int mclk1, mclk2 = 0;
744
745 for (i = 0; i < ARRAY_SIZE(clk_map_table); i++) {
746 if (clk_map_table[i].rate == rate) {
747 mclk1 = clk_map_table[i].mclk;
748 if (abs(mclk - mclk1) < abs(mclk - mclk2)) {
749 mclk2 = mclk1;
750 ret = i;
751 }
752 }
753 }
dfe0f98b
BA		 754 return ret;
755}
756
757static int cs42l52_set_sysclk(struct snd_soc_dai *codec_dai,
758 int clk_id, unsigned int freq, int dir)
759{
760 struct snd_soc_codec *codec = codec_dai->codec;
761 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
762
763 if ((freq >= CS42L52_MIN_CLK) && (freq <= CS42L52_MAX_CLK)) {
764 cs42l52->sysclk = freq;
765 } else {
ec8f53fb 766 dev_err(codec->dev, "Invalid freq parameter\n");
dfe0f98b
BA		 767 return -EINVAL;
768 }
769 return 0;
770}
771
772static int cs42l52_set_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt)
773{
774 struct snd_soc_codec *codec = codec_dai->codec;
775 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
dfe0f98b
BA		 776 u8 iface = 0;
777
778 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
779 case SND_SOC_DAIFMT_CBM_CFM:
780 iface = CS42L52_IFACE_CTL1_MASTER;
781 break;
782 case SND_SOC_DAIFMT_CBS_CFS:
783 iface = CS42L52_IFACE_CTL1_SLAVE;
784 break;
785 default:
786 return -EINVAL;
787 }
788
789 /* interface format */
790 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
791 case SND_SOC_DAIFMT_I2S:
792 iface |= CS42L52_IFACE_CTL1_ADC_FMT_I2S |
793 CS42L52_IFACE_CTL1_DAC_FMT_I2S;
794 break;
795 case SND_SOC_DAIFMT_RIGHT_J:
796 iface |= CS42L52_IFACE_CTL1_DAC_FMT_RIGHT_J;
797 break;
798 case SND_SOC_DAIFMT_LEFT_J:
799 iface |= CS42L52_IFACE_CTL1_ADC_FMT_LEFT_J |
800 CS42L52_IFACE_CTL1_DAC_FMT_LEFT_J;
801 break;
802 case SND_SOC_DAIFMT_DSP_A:
803 iface |= CS42L52_IFACE_CTL1_DSP_MODE_EN;
804 break;
805 case SND_SOC_DAIFMT_DSP_B:
806 break;
807 default:
808 return -EINVAL;
809 }
810
811 /* clock inversion */
812 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
813 case SND_SOC_DAIFMT_NB_NF:
814 break;
815 case SND_SOC_DAIFMT_IB_IF:
816 iface |= CS42L52_IFACE_CTL1_INV_SCLK;
817 break;
818 case SND_SOC_DAIFMT_IB_NF:
819 iface |= CS42L52_IFACE_CTL1_INV_SCLK;
820 break;
821 case SND_SOC_DAIFMT_NB_IF:
822 break;
823 default:
5c855c8e 824 return -EINVAL;
dfe0f98b
BA		 825 }
826 cs42l52->config.format = iface;
827 snd_soc_write(codec, CS42L52_IFACE_CTL1, cs42l52->config.format);
828
829 return 0;
830}
831
832static int cs42l52_digital_mute(struct snd_soc_dai *dai, int mute)
833{
834 struct snd_soc_codec *codec = dai->codec;
835
836 if (mute)
837 snd_soc_update_bits(codec, CS42L52_PB_CTL1,
838 CS42L52_PB_CTL1_MUTE_MASK,
839 CS42L52_PB_CTL1_MUTE);
840 else
841 snd_soc_update_bits(codec, CS42L52_PB_CTL1,
842 CS42L52_PB_CTL1_MUTE_MASK,
843 CS42L52_PB_CTL1_UNMUTE);
844
845 return 0;
846}
847
848static int cs42l52_pcm_hw_params(struct snd_pcm_substream *substream,
849 struct snd_pcm_hw_params *params,
850 struct snd_soc_dai *dai)
851{
852 struct snd_soc_codec *codec = dai->codec;
853 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
854 u32 clk = 0;
855 int index;
856
857 index = cs42l52_get_clk(cs42l52->sysclk, params_rate(params));
858 if (index >= 0) {
859 cs42l52->sysclk = clk_map_table[index].mclk;
860
861 clk |= (clk_map_table[index].speed << CLK_SPEED_SHIFT) |
862 (clk_map_table[index].group << CLK_32K_SR_SHIFT) |
863 (clk_map_table[index].videoclk << CLK_27M_MCLK_SHIFT) |
864 (clk_map_table[index].ratio << CLK_RATIO_SHIFT) |
865 clk_map_table[index].mclkdiv2;
866
867 snd_soc_write(codec, CS42L52_CLK_CTL, clk);
868 } else {
869 dev_err(codec->dev, "can't get correct mclk\n");
870 return -EINVAL;
871 }
872
873 return 0;
874}
875
876static int cs42l52_set_bias_level(struct snd_soc_codec *codec,
877 enum snd_soc_bias_level level)
878{
879 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
880
881 switch (level) {
882 case SND_SOC_BIAS_ON:
883 break;
884 case SND_SOC_BIAS_PREPARE:
885 snd_soc_update_bits(codec, CS42L52_PWRCTL1,
886 CS42L52_PWRCTL1_PDN_CODEC, 0);
887 break;
888 case SND_SOC_BIAS_STANDBY:
889 if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
890 regcache_cache_only(cs42l52->regmap, false);
891 regcache_sync(cs42l52->regmap);
892 }
893 snd_soc_write(codec, CS42L52_PWRCTL1, CS42L52_PWRCTL1_PDN_ALL);
894 break;
895 case SND_SOC_BIAS_OFF:
896 snd_soc_write(codec, CS42L52_PWRCTL1, CS42L52_PWRCTL1_PDN_ALL);
897 regcache_cache_only(cs42l52->regmap, true);
898 break;
899 }
900 codec->dapm.bias_level = level;
901
902 return 0;
903}
904
905#define CS42L52_RATES (SNDRV_PCM_RATE_8000_96000)
906
907#define CS42L52_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_U16_LE | \
908 SNDRV_PCM_FMTBIT_S18_3LE | SNDRV_PCM_FMTBIT_U18_3LE | \
909 SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_U20_3LE | \
910 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_U24_LE)
911
912static struct snd_soc_dai_ops cs42l52_ops = {
913 .hw_params = cs42l52_pcm_hw_params,
914 .digital_mute = cs42l52_digital_mute,
915 .set_fmt = cs42l52_set_fmt,
916 .set_sysclk = cs42l52_set_sysclk,
917};
918
a7f44885 919static struct snd_soc_dai_driver cs42l52_dai = {
dfe0f98b
BA		 920 .name = "cs42l52",
921 .playback = {
922 .stream_name = "Playback",
923 .channels_min = 1,
924 .channels_max = 2,
925 .rates = CS42L52_RATES,
926 .formats = CS42L52_FORMATS,
927 },
928 .capture = {
929 .stream_name = "Capture",
930 .channels_min = 1,
931 .channels_max = 2,
932 .rates = CS42L52_RATES,
933 .formats = CS42L52_FORMATS,
934 },
935 .ops = &cs42l52_ops,
936};
937
938static int cs42l52_suspend(struct snd_soc_codec *codec)
939{
940 cs42l52_set_bias_level(codec, SND_SOC_BIAS_OFF);
941
942 return 0;
943}
944
945static int cs42l52_resume(struct snd_soc_codec *codec)
946{
947 cs42l52_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
948
949 return 0;
950}
951
952#if defined(CONFIG_INPUT) || defined(CONFIG_INPUT_MODULE)
953static int beep_rates[] = {
954 261, 522, 585, 667, 706, 774, 889, 1000,
955 1043, 1200, 1333, 1412, 1600, 1714, 2000, 2182
956};
957
958static void cs42l52_beep_work(struct work_struct *work)
959{
960 struct cs42l52_private *cs42l52 =
961 container_of(work, struct cs42l52_private, beep_work);
962 struct snd_soc_codec *codec = cs42l52->codec;
963 struct snd_soc_dapm_context *dapm = &codec->dapm;
964 int i;
965 int val = 0;
966 int best = 0;
967
968 if (cs42l52->beep_rate) {
969 for (i = 0; i < ARRAY_SIZE(beep_rates); i++) {
970 if (abs(cs42l52->beep_rate - beep_rates[i]) <
971 abs(cs42l52->beep_rate - beep_rates[best]))
972 best = i;
973 }
974
975 dev_dbg(codec->dev, "Set beep rate %dHz for requested %dHz\n",
976 beep_rates[best], cs42l52->beep_rate);
977
978 val = (best << CS42L52_BEEP_RATE_SHIFT);
979
980 snd_soc_dapm_enable_pin(dapm, "Beep");
981 } else {
982 dev_dbg(codec->dev, "Disabling beep\n");
983 snd_soc_dapm_disable_pin(dapm, "Beep");
984 }
985
986 snd_soc_update_bits(codec, CS42L52_BEEP_FREQ,
987 CS42L52_BEEP_RATE_MASK, val);
988
989 snd_soc_dapm_sync(dapm);
990}
991
992/* For usability define a way of injecting beep events for the device -
993 * many systems will not have a keyboard.
994 */
995static int cs42l52_beep_event(struct input_dev *dev, unsigned int type,
996 unsigned int code, int hz)
997{
998 struct snd_soc_codec *codec = input_get_drvdata(dev);
999 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
1000
1001 dev_dbg(codec->dev, "Beep event %x %x\n", code, hz);
1002
1003 switch (code) {
1004 case SND_BELL:
1005 if (hz)
1006 hz = 261;
1007 case SND_TONE:
1008 break;
1009 default:
1010 return -1;
1011 }
1012
1013 /* Kick the beep from a workqueue */
1014 cs42l52->beep_rate = hz;
1015 schedule_work(&cs42l52->beep_work);
1016 return 0;
1017}
1018
1019static ssize_t cs42l52_beep_set(struct device *dev,
1020 struct device_attribute *attr,
1021 const char *buf, size_t count)
1022{
1023 struct cs42l52_private *cs42l52 = dev_get_drvdata(dev);
1024 long int time;
1025 int ret;
1026
1027 ret = kstrtol(buf, 10, &time);
1028 if (ret != 0)
1029 return ret;
1030
1031 input_event(cs42l52->beep, EV_SND, SND_TONE, time);
1032
1033 return count;
1034}
1035
1036static DEVICE_ATTR(beep, 0200, NULL, cs42l52_beep_set);
1037
1038static void cs42l52_init_beep(struct snd_soc_codec *codec)
1039{
1040 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
1041 int ret;
1042
e958f8b8 1043 cs42l52->beep = devm_input_allocate_device(codec->dev);
dfe0f98b
BA		 1044 if (!cs42l52->beep) {
1045 dev_err(codec->dev, "Failed to allocate beep device\n");
1046 return;
1047 }
1048
1049 INIT_WORK(&cs42l52->beep_work, cs42l52_beep_work);
1050 cs42l52->beep_rate = 0;
1051
1052 cs42l52->beep->name = "CS42L52 Beep Generator";
1053 cs42l52->beep->phys = dev_name(codec->dev);
1054 cs42l52->beep->id.bustype = BUS_I2C;
1055
1056 cs42l52->beep->evbit[0] = BIT_MASK(EV_SND);
1057 cs42l52->beep->sndbit[0] = BIT_MASK(SND_BELL) | BIT_MASK(SND_TONE);
1058 cs42l52->beep->event = cs42l52_beep_event;
1059 cs42l52->beep->dev.parent = codec->dev;
1060 input_set_drvdata(cs42l52->beep, codec);
1061
1062 ret = input_register_device(cs42l52->beep);
1063 if (ret != 0) {
dfe0f98b
BA		 1064 cs42l52->beep = NULL;
1065 dev_err(codec->dev, "Failed to register beep device\n");
1066 }
1067
1068 ret = device_create_file(codec->dev, &dev_attr_beep);
1069 if (ret != 0) {
1070 dev_err(codec->dev, "Failed to create keyclick file: %d\n",
1071 ret);
1072 }
1073}
1074
1075static void cs42l52_free_beep(struct snd_soc_codec *codec)
1076{
1077 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
1078
1079 device_remove_file(codec->dev, &dev_attr_beep);
dfe0f98b
BA		 1080 cancel_work_sync(&cs42l52->beep_work);
1081 cs42l52->beep = NULL;
1082
1083 snd_soc_update_bits(codec, CS42L52_BEEP_TONE_CTL,
1084 CS42L52_BEEP_EN_MASK, 0);
1085}
1086#else
1087static void cs42l52_init_beep(struct snd_soc_codec *codec)
1088{
1089}
1090
1091static void cs42l52_free_beep(struct snd_soc_codec *codec)
1092{
1093}
1094#endif
1095
1096static int cs42l52_probe(struct snd_soc_codec *codec)
1097{
1098 struct cs42l52_private *cs42l52 = snd_soc_codec_get_drvdata(codec);
1099 int ret;
1100
1101 codec->control_data = cs42l52->regmap;
1102 ret = snd_soc_codec_set_cache_io(codec, 8, 8, SND_SOC_REGMAP);
1103 if (ret < 0) {
1104 dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
1105 return ret;
1106 }
1107 regcache_cache_only(cs42l52->regmap, true);
1108
1109 cs42l52_init_beep(codec);
1110
1111 cs42l52_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
1112
1113 cs42l52->sysclk = CS42L52_DEFAULT_CLK;
1114 cs42l52->config.format = CS42L52_DEFAULT_FORMAT;
1115
1116 /* Set Platform MICx CFG */
1117 snd_soc_update_bits(codec, CS42L52_MICA_CTL,
1118 CS42L52_MIC_CTL_TYPE_MASK,
1119 cs42l52->pdata.mica_cfg <<
1120 CS42L52_MIC_CTL_TYPE_SHIFT);
1121
1122 snd_soc_update_bits(codec, CS42L52_MICB_CTL,
1123 CS42L52_MIC_CTL_TYPE_MASK,
1124 cs42l52->pdata.micb_cfg <<
1125 CS42L52_MIC_CTL_TYPE_SHIFT);
1126
1127 /* if Single Ended, Get Mic_Select */
1128 if (cs42l52->pdata.mica_cfg)
1129 snd_soc_update_bits(codec, CS42L52_MICA_CTL,
1130 CS42L52_MIC_CTL_MIC_SEL_MASK,
1131 cs42l52->pdata.mica_sel <<
1132 CS42L52_MIC_CTL_MIC_SEL_SHIFT);
1133 if (cs42l52->pdata.micb_cfg)
1134 snd_soc_update_bits(codec, CS42L52_MICB_CTL,
1135 CS42L52_MIC_CTL_MIC_SEL_MASK,
1136 cs42l52->pdata.micb_sel <<
1137 CS42L52_MIC_CTL_MIC_SEL_SHIFT);
1138
1139 /* Set Platform Charge Pump Freq */
1140 snd_soc_update_bits(codec, CS42L52_CHARGE_PUMP,
1141 CS42L52_CHARGE_PUMP_MASK,
1142 cs42l52->pdata.chgfreq <<
1143 CS42L52_CHARGE_PUMP_SHIFT);
1144
1145 /* Set Platform Bias Level */
1146 snd_soc_update_bits(codec, CS42L52_IFACE_CTL2,
1147 CS42L52_IFACE_CTL2_BIAS_LVL,
1148 cs42l52->pdata.micbias_lvl);
1149
1150 return ret;
1151}
1152
1153static int cs42l52_remove(struct snd_soc_codec *codec)
1154{
1155 cs42l52_free_beep(codec);
1156 cs42l52_set_bias_level(codec, SND_SOC_BIAS_OFF);
1157
1158 return 0;
1159}
1160
a7f44885 1161static struct snd_soc_codec_driver soc_codec_dev_cs42l52 = {
dfe0f98b
BA		 1162 .probe = cs42l52_probe,
1163 .remove = cs42l52_remove,
1164 .suspend = cs42l52_suspend,
1165 .resume = cs42l52_resume,
1166 .set_bias_level = cs42l52_set_bias_level,
1167
1168 .dapm_widgets = cs42l52_dapm_widgets,
1169 .num_dapm_widgets = ARRAY_SIZE(cs42l52_dapm_widgets),
1170 .dapm_routes = cs42l52_audio_map,
1171 .num_dapm_routes = ARRAY_SIZE(cs42l52_audio_map),
1172
1173 .controls = cs42l52_snd_controls,
1174 .num_controls = ARRAY_SIZE(cs42l52_snd_controls),
1175};
1176
1177/* Current and threshold powerup sequence Pg37 */
1178static const struct reg_default cs42l52_threshold_patch[] = {
1179
1180 { 0x00, 0x99 },
1181 { 0x3E, 0xBA },
1182 { 0x47, 0x80 },
1183 { 0x32, 0xBB },
1184 { 0x32, 0x3B },
1185 { 0x00, 0x00 },
1186
1187};
1188
1189static struct regmap_config cs42l52_regmap = {
1190 .reg_bits = 8,
1191 .val_bits = 8,
1192
1193 .max_register = CS42L52_MAX_REGISTER,
1194 .reg_defaults = cs42l52_reg_defaults,
1195 .num_reg_defaults = ARRAY_SIZE(cs42l52_reg_defaults),
1196 .readable_reg = cs42l52_readable_register,
1197 .volatile_reg = cs42l52_volatile_register,
1198 .cache_type = REGCACHE_RBTREE,
1199};
1200
1201static int cs42l52_i2c_probe(struct i2c_client *i2c_client,
1202 const struct i2c_device_id *id)
1203{
1204 struct cs42l52_private *cs42l52;
1205 int ret;
1206 unsigned int devid = 0;
1207 unsigned int reg;
1208
1209 cs42l52 = devm_kzalloc(&i2c_client->dev, sizeof(struct cs42l52_private),
1210 GFP_KERNEL);
1211 if (cs42l52 == NULL)
1212 return -ENOMEM;
1213 cs42l52->dev = &i2c_client->dev;
1214
134b2f57 1215 cs42l52->regmap = devm_regmap_init_i2c(i2c_client, &cs42l52_regmap);
dfe0f98b
BA		 1216 if (IS_ERR(cs42l52->regmap)) {
1217 ret = PTR_ERR(cs42l52->regmap);
1218 dev_err(&i2c_client->dev, "regmap_init() failed: %d\n", ret);
134b2f57 1219 return ret;
dfe0f98b
BA		 1220 }
1221
1222 i2c_set_clientdata(i2c_client, cs42l52);
1223
1224 if (dev_get_platdata(&i2c_client->dev))
1225 memcpy(&cs42l52->pdata, dev_get_platdata(&i2c_client->dev),
1226 sizeof(cs42l52->pdata));
1227
1228 ret = regmap_register_patch(cs42l52->regmap, cs42l52_threshold_patch,
1229 ARRAY_SIZE(cs42l52_threshold_patch));
1230 if (ret != 0)
1231 dev_warn(cs42l52->dev, "Failed to apply regmap patch: %d\n",
1232 ret);
1233
1234 ret = regmap_read(cs42l52->regmap, CS42L52_CHIP, &reg);
1235 devid = reg & CS42L52_CHIP_ID_MASK;
1236 if (devid != CS42L52_CHIP_ID) {
1237 ret = -ENODEV;
1238 dev_err(&i2c_client->dev,
1239 "CS42L52 Device ID (%X). Expected %X\n",
1240 devid, CS42L52_CHIP_ID);
134b2f57 1241 return ret;
dfe0f98b
BA		 1242 }
1243
1244 regcache_cache_only(cs42l52->regmap, true);
1245
1246 ret = snd_soc_register_codec(&i2c_client->dev,
1247 &soc_codec_dev_cs42l52, &cs42l52_dai, 1);
1248 if (ret < 0)
134b2f57 1249 return ret;
dfe0f98b 1250 return 0;
dfe0f98b
BA		 1251}
1252
1253static int cs42l52_i2c_remove(struct i2c_client *client)
1254{
dfe0f98b 1255 snd_soc_unregister_codec(&client->dev);
dfe0f98b
BA		 1256 return 0;
1257}
1258
1259static const struct i2c_device_id cs42l52_id[] = {
1260 { "cs42l52", 0 },
1261 { }
1262};
1263MODULE_DEVICE_TABLE(i2c, cs42l52_id);
1264
1265static struct i2c_driver cs42l52_i2c_driver = {
1266 .driver = {
1267 .name = "cs42l52",
1268 .owner = THIS_MODULE,
1269 },
1270 .id_table = cs42l52_id,
1271 .probe = cs42l52_i2c_probe,
7a79e94e 1272 .remove = cs42l52_i2c_remove,
dfe0f98b
BA		 1273};
1274
dfe0f98b
BA		 1275module_i2c_driver(cs42l52_i2c_driver);
1276
1277MODULE_DESCRIPTION("ASoC CS42L52 driver");
1278MODULE_AUTHOR("Georgi Vlaev, Nucleus Systems Ltd, <joe@nucleusys.com>");
1279MODULE_AUTHOR("Brian Austin, Cirrus Logic Inc, <brian.austin@cirrus.com>");
1280MODULE_LICENSE("GPL");
kernel source for telekom puls (alcatel/mediatek)