Fix a race condition in FASYNC handling
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / kernel / irq / handle.c
CommitLineData
1da177e4
LT
1/*
2 * linux/kernel/irq/handle.c
3 *
a34db9b2
IM
4 * Copyright (C) 1992, 1998-2006 Linus Torvalds, Ingo Molnar
5 * Copyright (C) 2005-2006, Thomas Gleixner, Russell King
1da177e4
LT
6 *
7 * This file contains the core interrupt handling code.
a34db9b2
IM
8 *
9 * Detailed information is available in Documentation/DocBook/genericirq
10 *
1da177e4
LT
11 */
12
13#include <linux/irq.h>
14#include <linux/module.h>
15#include <linux/random.h>
16#include <linux/interrupt.h>
17#include <linux/kernel_stat.h>
18
19#include "internals.h"
20
6a6de9ef
TG
21/**
22 * handle_bad_irq - handle spurious and unhandled irqs
43a1dd50
HK
23 * @irq: the interrupt number
24 * @desc: description of the interrupt
43a1dd50
HK
25 *
26 * Handles spurious and unhandled IRQ's. It also prints a debugmessage.
6a6de9ef 27 */
d6c88a50 28void handle_bad_irq(unsigned int irq, struct irq_desc *desc)
6a6de9ef 29{
43f77759 30 print_irq_desc(irq, desc);
d6c88a50 31 kstat_incr_irqs_this_cpu(irq, desc);
6a6de9ef
TG
32 ack_bad_irq(irq);
33}
34
1da177e4
LT
35/*
36 * Linux has a controller-independent interrupt architecture.
37 * Every controller has a 'controller-template', that is used
38 * by the main code to do the right thing. Each driver-visible
06fcb0c6 39 * interrupt source is transparently wired to the appropriate
1da177e4
LT
40 * controller. Thus drivers need not be aware of the
41 * interrupt-controller.
42 *
43 * The code is designed to be easily extended with new/different
44 * interrupt controllers, without having to do assembly magic or
45 * having to touch the generic code.
46 *
47 * Controller mappings for all interrupt sources:
48 */
85c0f909 49int nr_irqs = NR_IRQS;
fa42d10d 50EXPORT_SYMBOL_GPL(nr_irqs);
d60458b2 51
e729aa16 52struct irq_desc irq_desc[NR_IRQS] __cacheline_aligned_in_smp = {
1da177e4 53 [0 ... NR_IRQS-1] = {
4f167fb4 54 .status = IRQ_DISABLED,
f1c2662c 55 .chip = &no_irq_chip,
7a55713a 56 .handle_irq = handle_bad_irq,
94d39e1f 57 .depth = 1,
aac3f2b6 58 .lock = __SPIN_LOCK_UNLOCKED(irq_desc->lock),
a53da52f
IM
59#ifdef CONFIG_SMP
60 .affinity = CPU_MASK_ALL
61#endif
1da177e4
LT
62 }
63};
08678b08 64
1da177e4 65/*
77a5afec
IM
66 * What should we do if we get a hw irq event on an illegal vector?
67 * Each architecture has to answer this themself.
1da177e4 68 */
77a5afec 69static void ack_bad(unsigned int irq)
1da177e4 70{
d3c60047 71 struct irq_desc *desc = irq_to_desc(irq);
08678b08 72
08678b08 73 print_irq_desc(irq, desc);
1da177e4
LT
74 ack_bad_irq(irq);
75}
76
77a5afec
IM
77/*
78 * NOP functions
79 */
80static void noop(unsigned int irq)
81{
82}
83
84static unsigned int noop_ret(unsigned int irq)
85{
86 return 0;
87}
88
89/*
90 * Generic no controller implementation
91 */
f1c2662c
IM
92struct irq_chip no_irq_chip = {
93 .name = "none",
77a5afec
IM
94 .startup = noop_ret,
95 .shutdown = noop,
96 .enable = noop,
97 .disable = noop,
98 .ack = ack_bad,
99 .end = noop,
1da177e4
LT
100};
101
f8b5473f
TG
102/*
103 * Generic dummy implementation which can be used for
104 * real dumb interrupt sources
105 */
106struct irq_chip dummy_irq_chip = {
107 .name = "dummy",
108 .startup = noop_ret,
109 .shutdown = noop,
110 .enable = noop,
111 .disable = noop,
112 .ack = noop,
113 .mask = noop,
114 .unmask = noop,
115 .end = noop,
116};
117
1da177e4
LT
118/*
119 * Special, empty irq handler:
120 */
7d12e780 121irqreturn_t no_action(int cpl, void *dev_id)
1da177e4
LT
122{
123 return IRQ_NONE;
124}
125
8d28bc75
IM
126/**
127 * handle_IRQ_event - irq action chain handler
128 * @irq: the interrupt number
8d28bc75
IM
129 * @action: the interrupt action chain for this irq
130 *
131 * Handles the action chain of an irq event
1da177e4 132 */
7d12e780 133irqreturn_t handle_IRQ_event(unsigned int irq, struct irqaction *action)
1da177e4 134{
908dcecd
JB
135 irqreturn_t ret, retval = IRQ_NONE;
136 unsigned int status = 0;
1da177e4 137
3cca53b0 138 if (!(action->flags & IRQF_DISABLED))
366c7f55 139 local_irq_enable_in_hardirq();
1da177e4
LT
140
141 do {
7d12e780 142 ret = action->handler(irq, action->dev_id);
1da177e4
LT
143 if (ret == IRQ_HANDLED)
144 status |= action->flags;
145 retval |= ret;
146 action = action->next;
147 } while (action);
148
3cca53b0 149 if (status & IRQF_SAMPLE_RANDOM)
1da177e4
LT
150 add_interrupt_randomness(irq);
151 local_irq_disable();
152
153 return retval;
154}
155
af8c65b5 156#ifndef CONFIG_GENERIC_HARDIRQS_NO__DO_IRQ
8d28bc75
IM
157/**
158 * __do_IRQ - original all in one highlevel IRQ handler
159 * @irq: the interrupt number
8d28bc75
IM
160 *
161 * __do_IRQ handles all normal device IRQ's (the special
1da177e4
LT
162 * SMP cross-CPU interrupts have their own specific
163 * handlers).
8d28bc75
IM
164 *
165 * This is the original x86 implementation which is used for every
166 * interrupt type.
1da177e4 167 */
7ad5b3a5 168unsigned int __do_IRQ(unsigned int irq)
1da177e4 169{
08678b08 170 struct irq_desc *desc = irq_to_desc(irq);
06fcb0c6 171 struct irqaction *action;
1da177e4
LT
172 unsigned int status;
173
d6c88a50
TG
174 kstat_incr_irqs_this_cpu(irq, desc);
175
f26fdd59 176 if (CHECK_IRQ_PER_CPU(desc->status)) {
1da177e4
LT
177 irqreturn_t action_ret;
178
179 /*
180 * No locking required for CPU-local interrupts:
181 */
d1bef4ed
IM
182 if (desc->chip->ack)
183 desc->chip->ack(irq);
c642b839
RA
184 if (likely(!(desc->status & IRQ_DISABLED))) {
185 action_ret = handle_IRQ_event(irq, desc->action);
186 if (!noirqdebug)
187 note_interrupt(irq, desc, action_ret);
188 }
d1bef4ed 189 desc->chip->end(irq);
1da177e4
LT
190 return 1;
191 }
192
193 spin_lock(&desc->lock);
d1bef4ed
IM
194 if (desc->chip->ack)
195 desc->chip->ack(irq);
1da177e4
LT
196 /*
197 * REPLAY is when Linux resends an IRQ that was dropped earlier
198 * WAITING is used by probe to mark irqs that are being tested
199 */
200 status = desc->status & ~(IRQ_REPLAY | IRQ_WAITING);
201 status |= IRQ_PENDING; /* we _want_ to handle it */
202
203 /*
204 * If the IRQ is disabled for whatever reason, we cannot
205 * use the action we have.
206 */
207 action = NULL;
208 if (likely(!(status & (IRQ_DISABLED | IRQ_INPROGRESS)))) {
209 action = desc->action;
210 status &= ~IRQ_PENDING; /* we commit to handling */
211 status |= IRQ_INPROGRESS; /* we are handling it */
212 }
213 desc->status = status;
214
215 /*
216 * If there is no IRQ handler or it was disabled, exit early.
217 * Since we set PENDING, if another processor is handling
218 * a different instance of this same irq, the other processor
219 * will take care of it.
220 */
221 if (unlikely(!action))
222 goto out;
223
224 /*
225 * Edge triggered interrupts need to remember
226 * pending events.
227 * This applies to any hw interrupts that allow a second
228 * instance of the same irq to arrive while we are in do_IRQ
229 * or in the handler. But the code here only handles the _second_
230 * instance of the irq, not the third or fourth. So it is mostly
231 * useful for irq hardware that does not mask cleanly in an
232 * SMP environment.
233 */
234 for (;;) {
235 irqreturn_t action_ret;
236
237 spin_unlock(&desc->lock);
238
7d12e780 239 action_ret = handle_IRQ_event(irq, action);
1da177e4 240 if (!noirqdebug)
7d12e780 241 note_interrupt(irq, desc, action_ret);
b42172fc
LT
242
243 spin_lock(&desc->lock);
1da177e4
LT
244 if (likely(!(desc->status & IRQ_PENDING)))
245 break;
246 desc->status &= ~IRQ_PENDING;
247 }
248 desc->status &= ~IRQ_INPROGRESS;
249
250out:
251 /*
252 * The ->end() handler has to deal with interrupts which got
253 * disabled while the handler was running.
254 */
d1bef4ed 255 desc->chip->end(irq);
1da177e4
LT
256 spin_unlock(&desc->lock);
257
258 return 1;
259}
af8c65b5 260#endif
1da177e4 261
243c7621 262
08678b08 263#ifdef CONFIG_TRACE_IRQFLAGS
d6c88a50
TG
264/*
265 * lockdep: we want to handle all irq_desc locks as a single lock-class:
266 */
267static struct lock_class_key irq_desc_lock_class;
268
243c7621
IM
269void early_init_irq_lock_class(void)
270{
10e58084 271 struct irq_desc *desc;
243c7621
IM
272 int i;
273
10e58084
TG
274 for_each_irq_desc(i, desc)
275 lockdep_set_class(&desc->lock, &irq_desc_lock_class);
243c7621 276}
243c7621 277#endif