gpio: add MC33880 driver
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / include / linux / ucb1400.h
CommitLineData
d9105c2b
MV
1/*
2 * Register definitions and functions for:
3 * Philips UCB1400 driver
4 *
5 * Based on ucb1400_ts:
6 * Author: Nicolas Pitre
7 * Created: September 25, 2006
8 * Copyright: MontaVista Software, Inc.
9 *
10 * Spliting done by: Marek Vasut <marek.vasut@gmail.com>
11 * If something doesnt work and it worked before spliting, e-mail me,
12 * dont bother Nicolas please ;-)
13 *
14 * This program is free software; you can redistribute it and/or modify
15 * it under the terms of the GNU General Public License version 2 as
16 * published by the Free Software Foundation.
17 *
18 * This code is heavily based on ucb1x00-*.c copyrighted by Russell King
19 * covering the UCB1100, UCB1200 and UCB1300.. Support for the UCB1400 has
20 * been made separate from ucb1x00-core/ucb1x00-ts on Russell's request.
21 */
22
23#ifndef _LINUX__UCB1400_H
24#define _LINUX__UCB1400_H
25
26#include <sound/ac97_codec.h>
27#include <linux/mutex.h>
28#include <linux/platform_device.h>
29
30/*
31 * UCB1400 AC-link registers
32 */
33
34#define UCB_IO_DATA 0x5a
35#define UCB_IO_DIR 0x5c
36#define UCB_IE_RIS 0x5e
37#define UCB_IE_FAL 0x60
38#define UCB_IE_STATUS 0x62
39#define UCB_IE_CLEAR 0x62
40#define UCB_IE_ADC (1 << 11)
41#define UCB_IE_TSPX (1 << 12)
42
43#define UCB_TS_CR 0x64
44#define UCB_TS_CR_TSMX_POW (1 << 0)
45#define UCB_TS_CR_TSPX_POW (1 << 1)
46#define UCB_TS_CR_TSMY_POW (1 << 2)
47#define UCB_TS_CR_TSPY_POW (1 << 3)
48#define UCB_TS_CR_TSMX_GND (1 << 4)
49#define UCB_TS_CR_TSPX_GND (1 << 5)
50#define UCB_TS_CR_TSMY_GND (1 << 6)
51#define UCB_TS_CR_TSPY_GND (1 << 7)
52#define UCB_TS_CR_MODE_INT (0 << 8)
53#define UCB_TS_CR_MODE_PRES (1 << 8)
54#define UCB_TS_CR_MODE_POS (2 << 8)
55#define UCB_TS_CR_BIAS_ENA (1 << 11)
56#define UCB_TS_CR_TSPX_LOW (1 << 12)
57#define UCB_TS_CR_TSMX_LOW (1 << 13)
58
59#define UCB_ADC_CR 0x66
60#define UCB_ADC_SYNC_ENA (1 << 0)
61#define UCB_ADC_VREFBYP_CON (1 << 1)
62#define UCB_ADC_INP_TSPX (0 << 2)
63#define UCB_ADC_INP_TSMX (1 << 2)
64#define UCB_ADC_INP_TSPY (2 << 2)
65#define UCB_ADC_INP_TSMY (3 << 2)
66#define UCB_ADC_INP_AD0 (4 << 2)
67#define UCB_ADC_INP_AD1 (5 << 2)
68#define UCB_ADC_INP_AD2 (6 << 2)
69#define UCB_ADC_INP_AD3 (7 << 2)
70#define UCB_ADC_EXT_REF (1 << 5)
71#define UCB_ADC_START (1 << 7)
72#define UCB_ADC_ENA (1 << 15)
73
74#define UCB_ADC_DATA 0x68
75#define UCB_ADC_DAT_VALID (1 << 15)
1700f5fd
MV
76
77#define UCB_FCSR 0x6c
78#define UCB_FCSR_AVE (1 << 12)
79
d9105c2b
MV
80#define UCB_ADC_DAT_MASK 0x3ff
81
82#define UCB_ID 0x7e
83#define UCB_ID_1400 0x4304
84
85struct ucb1400_ts {
86 struct input_dev *ts_idev;
87 struct task_struct *ts_task;
88 int id;
89 wait_queue_head_t ts_wait;
90 unsigned int ts_restart:1;
91 int irq;
92 unsigned int irq_pending; /* not bit field shared */
93 struct snd_ac97 *ac97;
94};
95
96struct ucb1400 {
97 struct platform_device *ucb1400_ts;
98};
99
100static inline u16 ucb1400_reg_read(struct snd_ac97 *ac97, u16 reg)
101{
102 return ac97->bus->ops->read(ac97, reg);
103}
104
105static inline void ucb1400_reg_write(struct snd_ac97 *ac97, u16 reg, u16 val)
106{
107 ac97->bus->ops->write(ac97, reg, val);
108}
109
110static inline u16 ucb1400_gpio_get_value(struct snd_ac97 *ac97, u16 gpio)
111{
112 return ucb1400_reg_read(ac97, UCB_IO_DATA) & (1 << gpio);
113}
114
115static inline void ucb1400_gpio_set_value(struct snd_ac97 *ac97, u16 gpio,
116 u16 val)
117{
118 ucb1400_reg_write(ac97, UCB_IO_DATA, val ?
119 ucb1400_reg_read(ac97, UCB_IO_DATA) | (1 << gpio) :
120 ucb1400_reg_read(ac97, UCB_IO_DATA) & ~(1 << gpio));
121}
122
123static inline u16 ucb1400_gpio_get_direction(struct snd_ac97 *ac97, u16 gpio)
124{
125 return ucb1400_reg_read(ac97, UCB_IO_DIR) & (1 << gpio);
126}
127
128static inline void ucb1400_gpio_set_direction(struct snd_ac97 *ac97, u16 gpio,
129 u16 dir)
130{
131 ucb1400_reg_write(ac97, UCB_IO_DIR, dir ?
132 ucb1400_reg_read(ac97, UCB_IO_DIR) | (1 << gpio) :
133 ucb1400_reg_read(ac97, UCB_IO_DIR) & ~(1 << gpio));
134}
135
136static inline void ucb1400_adc_enable(struct snd_ac97 *ac97)
137{
138 ucb1400_reg_write(ac97, UCB_ADC_CR, UCB_ADC_ENA);
139}
140
d9105c2b
MV
141static inline void ucb1400_adc_disable(struct snd_ac97 *ac97)
142{
143 ucb1400_reg_write(ac97, UCB_ADC_CR, 0);
144}
145
cbf806dd
SAS
146
147unsigned int ucb1400_adc_read(struct snd_ac97 *ac97, u16 adc_channel,
148 int adcsync);
149
d9105c2b 150#endif