perf_counter, ftrace: Fix perf_counter integration
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / include / linux / perf_counter.h
CommitLineData
0793a61d
TG
1/*
2 * Performance counters:
3 *
a308444c
IM
4 * Copyright (C) 2008-2009, Thomas Gleixner <tglx@linutronix.de>
5 * Copyright (C) 2008-2009, Red Hat, Inc., Ingo Molnar
6 * Copyright (C) 2008-2009, Red Hat, Inc., Peter Zijlstra
0793a61d
TG
7 *
8 * Data type definitions, declarations, prototypes.
9 *
a308444c 10 * Started by: Thomas Gleixner and Ingo Molnar
0793a61d
TG
11 *
12 * For licencing details see kernel-base/COPYING
13 */
14#ifndef _LINUX_PERF_COUNTER_H
15#define _LINUX_PERF_COUNTER_H
16
f3dfd265
PM
17#include <linux/types.h>
18#include <linux/ioctl.h>
9aaa131a 19#include <asm/byteorder.h>
0793a61d
TG
20
21/*
9f66a381
IM
22 * User-space ABI bits:
23 */
24
25/*
0d48696f 26 * attr.type
0793a61d 27 */
1c432d89 28enum perf_type_id {
a308444c
IM
29 PERF_TYPE_HARDWARE = 0,
30 PERF_TYPE_SOFTWARE = 1,
31 PERF_TYPE_TRACEPOINT = 2,
32 PERF_TYPE_HW_CACHE = 3,
33 PERF_TYPE_RAW = 4,
b8e83514 34
a308444c 35 PERF_TYPE_MAX, /* non-ABI */
b8e83514 36};
6c594c21 37
b8e83514 38/*
a308444c
IM
39 * Generalized performance counter event types, used by the
40 * attr.event_id parameter of the sys_perf_counter_open()
41 * syscall:
b8e83514 42 */
1c432d89 43enum perf_hw_id {
9f66a381 44 /*
b8e83514 45 * Common hardware events, generalized by the kernel:
9f66a381 46 */
f4dbfa8f
PZ
47 PERF_COUNT_HW_CPU_CYCLES = 0,
48 PERF_COUNT_HW_INSTRUCTIONS = 1,
49 PERF_COUNT_HW_CACHE_REFERENCES = 2,
50 PERF_COUNT_HW_CACHE_MISSES = 3,
51 PERF_COUNT_HW_BRANCH_INSTRUCTIONS = 4,
52 PERF_COUNT_HW_BRANCH_MISSES = 5,
53 PERF_COUNT_HW_BUS_CYCLES = 6,
54
a308444c 55 PERF_COUNT_HW_MAX, /* non-ABI */
b8e83514 56};
e077df4f 57
8326f44d
IM
58/*
59 * Generalized hardware cache counters:
60 *
8be6e8f3 61 * { L1-D, L1-I, LLC, ITLB, DTLB, BPU } x
8326f44d
IM
62 * { read, write, prefetch } x
63 * { accesses, misses }
64 */
1c432d89 65enum perf_hw_cache_id {
a308444c
IM
66 PERF_COUNT_HW_CACHE_L1D = 0,
67 PERF_COUNT_HW_CACHE_L1I = 1,
68 PERF_COUNT_HW_CACHE_LL = 2,
69 PERF_COUNT_HW_CACHE_DTLB = 3,
70 PERF_COUNT_HW_CACHE_ITLB = 4,
71 PERF_COUNT_HW_CACHE_BPU = 5,
72
73 PERF_COUNT_HW_CACHE_MAX, /* non-ABI */
8326f44d
IM
74};
75
1c432d89 76enum perf_hw_cache_op_id {
a308444c
IM
77 PERF_COUNT_HW_CACHE_OP_READ = 0,
78 PERF_COUNT_HW_CACHE_OP_WRITE = 1,
79 PERF_COUNT_HW_CACHE_OP_PREFETCH = 2,
8326f44d 80
a308444c 81 PERF_COUNT_HW_CACHE_OP_MAX, /* non-ABI */
8326f44d
IM
82};
83
1c432d89
PZ
84enum perf_hw_cache_op_result_id {
85 PERF_COUNT_HW_CACHE_RESULT_ACCESS = 0,
86 PERF_COUNT_HW_CACHE_RESULT_MISS = 1,
8326f44d 87
a308444c 88 PERF_COUNT_HW_CACHE_RESULT_MAX, /* non-ABI */
8326f44d
IM
89};
90
b8e83514
PZ
91/*
92 * Special "software" counters provided by the kernel, even if the hardware
93 * does not support performance counters. These counters measure various
94 * physical and sw events of the kernel (and allow the profiling of them as
95 * well):
96 */
1c432d89 97enum perf_sw_ids {
a308444c
IM
98 PERF_COUNT_SW_CPU_CLOCK = 0,
99 PERF_COUNT_SW_TASK_CLOCK = 1,
100 PERF_COUNT_SW_PAGE_FAULTS = 2,
101 PERF_COUNT_SW_CONTEXT_SWITCHES = 3,
102 PERF_COUNT_SW_CPU_MIGRATIONS = 4,
103 PERF_COUNT_SW_PAGE_FAULTS_MIN = 5,
104 PERF_COUNT_SW_PAGE_FAULTS_MAJ = 6,
105
106 PERF_COUNT_SW_MAX, /* non-ABI */
0793a61d
TG
107};
108
8a057d84 109/*
0d48696f 110 * Bits that can be set in attr.sample_type to request information
8a057d84
PZ
111 * in the overflow packets.
112 */
b23f3325 113enum perf_counter_sample_format {
a308444c
IM
114 PERF_SAMPLE_IP = 1U << 0,
115 PERF_SAMPLE_TID = 1U << 1,
116 PERF_SAMPLE_TIME = 1U << 2,
117 PERF_SAMPLE_ADDR = 1U << 3,
118 PERF_SAMPLE_GROUP = 1U << 4,
119 PERF_SAMPLE_CALLCHAIN = 1U << 5,
120 PERF_SAMPLE_ID = 1U << 6,
121 PERF_SAMPLE_CPU = 1U << 7,
122 PERF_SAMPLE_PERIOD = 1U << 8,
7f453c24 123 PERF_SAMPLE_STREAM_ID = 1U << 9,
974802ea 124
7f453c24 125 PERF_SAMPLE_MAX = 1U << 10, /* non-ABI */
8a057d84
PZ
126};
127
53cfbf59 128/*
0d48696f 129 * Bits that can be set in attr.read_format to request that
53cfbf59
PM
130 * reads on the counter should return the indicated quantities,
131 * in increasing order of bit value, after the counter value.
132 */
133enum perf_counter_read_format {
a308444c
IM
134 PERF_FORMAT_TOTAL_TIME_ENABLED = 1U << 0,
135 PERF_FORMAT_TOTAL_TIME_RUNNING = 1U << 1,
136 PERF_FORMAT_ID = 1U << 2,
974802ea
PZ
137
138 PERF_FORMAT_MAX = 1U << 3, /* non-ABI */
53cfbf59
PM
139};
140
974802ea
PZ
141#define PERF_ATTR_SIZE_VER0 64 /* sizeof first published struct */
142
9f66a381
IM
143/*
144 * Hardware event to monitor via a performance monitoring counter:
145 */
0d48696f 146struct perf_counter_attr {
974802ea 147
f4a2deb4 148 /*
a21ca2ca
IM
149 * Major type: hardware/software/tracepoint/etc.
150 */
151 __u32 type;
974802ea
PZ
152
153 /*
154 * Size of the attr structure, for fwd/bwd compat.
155 */
156 __u32 size;
a21ca2ca
IM
157
158 /*
159 * Type specific configuration information.
f4a2deb4
PZ
160 */
161 __u64 config;
9f66a381 162
60db5e09 163 union {
b23f3325
PZ
164 __u64 sample_period;
165 __u64 sample_freq;
60db5e09
PZ
166 };
167
b23f3325
PZ
168 __u64 sample_type;
169 __u64 read_format;
9f66a381 170
2743a5b0 171 __u64 disabled : 1, /* off by default */
0475f9ea
PM
172 inherit : 1, /* children inherit it */
173 pinned : 1, /* must always be on PMU */
174 exclusive : 1, /* only group on PMU */
175 exclude_user : 1, /* don't count user */
176 exclude_kernel : 1, /* ditto kernel */
177 exclude_hv : 1, /* ditto hypervisor */
2743a5b0 178 exclude_idle : 1, /* don't count when idle */
0a4a9391 179 mmap : 1, /* include mmap data */
8d1b2d93 180 comm : 1, /* include comm data */
60db5e09 181 freq : 1, /* use freq, not period */
bfbd3381 182 inherit_stat : 1, /* per task counts */
57e7986e 183 enable_on_exec : 1, /* next exec enables */
9f498cc5 184 task : 1, /* trace fork/exit */
0475f9ea 185
9f498cc5 186 __reserved_1 : 50;
2743a5b0 187
c457810a 188 __u32 wakeup_events; /* wakeup every n events */
974802ea 189 __u32 __reserved_2;
9f66a381 190
974802ea 191 __u64 __reserved_3;
eab656ae
TG
192};
193
d859e29f
PM
194/*
195 * Ioctls that can be done on a perf counter fd:
196 */
08247e31
PZ
197#define PERF_COUNTER_IOC_ENABLE _IO ('$', 0)
198#define PERF_COUNTER_IOC_DISABLE _IO ('$', 1)
199#define PERF_COUNTER_IOC_REFRESH _IO ('$', 2)
200#define PERF_COUNTER_IOC_RESET _IO ('$', 3)
201#define PERF_COUNTER_IOC_PERIOD _IOW('$', 4, u64)
3df5edad
PZ
202
203enum perf_counter_ioc_flags {
204 PERF_IOC_FLAG_GROUP = 1U << 0,
205};
d859e29f 206
37d81828
PM
207/*
208 * Structure of the page that can be mapped via mmap
209 */
210struct perf_counter_mmap_page {
211 __u32 version; /* version number of this structure */
212 __u32 compat_version; /* lowest version this is compat with */
38ff667b
PZ
213
214 /*
215 * Bits needed to read the hw counters in user-space.
216 *
92f22a38
PZ
217 * u32 seq;
218 * s64 count;
38ff667b 219 *
a2e87d06
PZ
220 * do {
221 * seq = pc->lock;
38ff667b 222 *
a2e87d06
PZ
223 * barrier()
224 * if (pc->index) {
225 * count = pmc_read(pc->index - 1);
226 * count += pc->offset;
227 * } else
228 * goto regular_read;
38ff667b 229 *
a2e87d06
PZ
230 * barrier();
231 * } while (pc->lock != seq);
38ff667b 232 *
92f22a38
PZ
233 * NOTE: for obvious reason this only works on self-monitoring
234 * processes.
38ff667b 235 */
37d81828
PM
236 __u32 lock; /* seqlock for synchronization */
237 __u32 index; /* hardware counter identifier */
238 __s64 offset; /* add to hardware counter value */
7f8b4e4e
PZ
239 __u64 time_enabled; /* time counter active */
240 __u64 time_running; /* time counter on cpu */
7b732a75 241
41f95331
PZ
242 /*
243 * Hole for extension of the self monitor capabilities
244 */
245
7f8b4e4e 246 __u64 __reserved[123]; /* align to 1k */
41f95331 247
38ff667b
PZ
248 /*
249 * Control data for the mmap() data buffer.
250 *
43a21ea8
PZ
251 * User-space reading the @data_head value should issue an rmb(), on
252 * SMP capable platforms, after reading this value -- see
253 * perf_counter_wakeup().
254 *
255 * When the mapping is PROT_WRITE the @data_tail value should be
256 * written by userspace to reflect the last read data. In this case
257 * the kernel will not over-write unread data.
38ff667b 258 */
8e3747c1 259 __u64 data_head; /* head in the data section */
43a21ea8 260 __u64 data_tail; /* user-space written tail */
37d81828
PM
261};
262
a308444c
IM
263#define PERF_EVENT_MISC_CPUMODE_MASK (3 << 0)
264#define PERF_EVENT_MISC_CPUMODE_UNKNOWN (0 << 0)
265#define PERF_EVENT_MISC_KERNEL (1 << 0)
266#define PERF_EVENT_MISC_USER (2 << 0)
267#define PERF_EVENT_MISC_HYPERVISOR (3 << 0)
6fab0192 268
5c148194
PZ
269struct perf_event_header {
270 __u32 type;
6fab0192
PZ
271 __u16 misc;
272 __u16 size;
5c148194
PZ
273};
274
275enum perf_event_type {
5ed00415 276
0c593b34
PZ
277 /*
278 * The MMAP events record the PROT_EXEC mappings so that we can
279 * correlate userspace IPs to code. They have the following structure:
280 *
281 * struct {
0127c3ea 282 * struct perf_event_header header;
0c593b34 283 *
0127c3ea
IM
284 * u32 pid, tid;
285 * u64 addr;
286 * u64 len;
287 * u64 pgoff;
288 * char filename[];
0c593b34
PZ
289 * };
290 */
8a057d84 291 PERF_EVENT_MMAP = 1,
0a4a9391 292
43a21ea8
PZ
293 /*
294 * struct {
295 * struct perf_event_header header;
296 * u64 id;
297 * u64 lost;
298 * };
299 */
300 PERF_EVENT_LOST = 2,
301
8d1b2d93
PZ
302 /*
303 * struct {
0127c3ea 304 * struct perf_event_header header;
8d1b2d93 305 *
0127c3ea
IM
306 * u32 pid, tid;
307 * char comm[];
8d1b2d93
PZ
308 * };
309 */
310 PERF_EVENT_COMM = 3,
311
9f498cc5
PZ
312 /*
313 * struct {
314 * struct perf_event_header header;
315 * u32 pid, ppid;
316 * u32 tid, ptid;
317 * };
318 */
319 PERF_EVENT_EXIT = 4,
320
26b119bc
PZ
321 /*
322 * struct {
0127c3ea
IM
323 * struct perf_event_header header;
324 * u64 time;
689802b2 325 * u64 id;
7f453c24 326 * u64 stream_id;
a78ac325
PZ
327 * };
328 */
329 PERF_EVENT_THROTTLE = 5,
330 PERF_EVENT_UNTHROTTLE = 6,
331
60313ebe
PZ
332 /*
333 * struct {
a21ca2ca
IM
334 * struct perf_event_header header;
335 * u32 pid, ppid;
9f498cc5 336 * u32 tid, ptid;
60313ebe
PZ
337 * };
338 */
339 PERF_EVENT_FORK = 7,
340
38b200d6
PZ
341 /*
342 * struct {
343 * struct perf_event_header header;
344 * u32 pid, tid;
345 * u64 value;
346 * { u64 time_enabled; } && PERF_FORMAT_ENABLED
347 * { u64 time_running; } && PERF_FORMAT_RUNNING
348 * { u64 parent_id; } && PERF_FORMAT_ID
349 * };
350 */
351 PERF_EVENT_READ = 8,
352
8a057d84 353 /*
0c593b34 354 * struct {
0127c3ea 355 * struct perf_event_header header;
0c593b34 356 *
43a21ea8
PZ
357 * { u64 ip; } && PERF_SAMPLE_IP
358 * { u32 pid, tid; } && PERF_SAMPLE_TID
359 * { u64 time; } && PERF_SAMPLE_TIME
360 * { u64 addr; } && PERF_SAMPLE_ADDR
e6e18ec7 361 * { u64 id; } && PERF_SAMPLE_ID
7f453c24 362 * { u64 stream_id;} && PERF_SAMPLE_STREAM_ID
43a21ea8 363 * { u32 cpu, res; } && PERF_SAMPLE_CPU
e6e18ec7 364 * { u64 period; } && PERF_SAMPLE_PERIOD
0c593b34 365 *
0127c3ea 366 * { u64 nr;
43a21ea8 367 * { u64 id, val; } cnt[nr]; } && PERF_SAMPLE_GROUP
0c593b34 368 *
f9188e02 369 * { u64 nr,
43a21ea8 370 * u64 ips[nr]; } && PERF_SAMPLE_CALLCHAIN
0c593b34 371 * };
8a057d84 372 */
e6e18ec7
PZ
373 PERF_EVENT_SAMPLE = 9,
374
375 PERF_EVENT_MAX, /* non-ABI */
5c148194
PZ
376};
377
f9188e02
PZ
378enum perf_callchain_context {
379 PERF_CONTEXT_HV = (__u64)-32,
380 PERF_CONTEXT_KERNEL = (__u64)-128,
381 PERF_CONTEXT_USER = (__u64)-512,
7522060c 382
f9188e02
PZ
383 PERF_CONTEXT_GUEST = (__u64)-2048,
384 PERF_CONTEXT_GUEST_KERNEL = (__u64)-2176,
385 PERF_CONTEXT_GUEST_USER = (__u64)-2560,
386
387 PERF_CONTEXT_MAX = (__u64)-4095,
7522060c
IM
388};
389
f3dfd265 390#ifdef __KERNEL__
9f66a381 391/*
f3dfd265 392 * Kernel-internal data types and definitions:
9f66a381
IM
393 */
394
f3dfd265
PM
395#ifdef CONFIG_PERF_COUNTERS
396# include <asm/perf_counter.h>
397#endif
398
399#include <linux/list.h>
400#include <linux/mutex.h>
401#include <linux/rculist.h>
402#include <linux/rcupdate.h>
403#include <linux/spinlock.h>
d6d020e9 404#include <linux/hrtimer.h>
3c446b3d 405#include <linux/fs.h>
709e50cf 406#include <linux/pid_namespace.h>
f3dfd265
PM
407#include <asm/atomic.h>
408
f9188e02
PZ
409#define PERF_MAX_STACK_DEPTH 255
410
411struct perf_callchain_entry {
412 __u64 nr;
413 __u64 ip[PERF_MAX_STACK_DEPTH];
414};
415
f3dfd265
PM
416struct task_struct;
417
0793a61d 418/**
9f66a381 419 * struct hw_perf_counter - performance counter hardware details:
0793a61d
TG
420 */
421struct hw_perf_counter {
ee06094f 422#ifdef CONFIG_PERF_COUNTERS
d6d020e9
PZ
423 union {
424 struct { /* hardware */
a308444c
IM
425 u64 config;
426 unsigned long config_base;
427 unsigned long counter_base;
428 int idx;
d6d020e9
PZ
429 };
430 union { /* software */
a308444c
IM
431 atomic64_t count;
432 struct hrtimer hrtimer;
d6d020e9
PZ
433 };
434 };
ee06094f 435 atomic64_t prev_count;
b23f3325 436 u64 sample_period;
9e350de3 437 u64 last_period;
ee06094f 438 atomic64_t period_left;
60db5e09 439 u64 interrupts;
6a24ed6c
PZ
440
441 u64 freq_count;
442 u64 freq_interrupts;
bd2b5b12 443 u64 freq_stamp;
ee06094f 444#endif
0793a61d
TG
445};
446
621a01ea
IM
447struct perf_counter;
448
449/**
4aeb0b42 450 * struct pmu - generic performance monitoring unit
621a01ea 451 */
4aeb0b42 452struct pmu {
95cdd2e7 453 int (*enable) (struct perf_counter *counter);
7671581f
IM
454 void (*disable) (struct perf_counter *counter);
455 void (*read) (struct perf_counter *counter);
a78ac325 456 void (*unthrottle) (struct perf_counter *counter);
621a01ea
IM
457};
458
6a930700
IM
459/**
460 * enum perf_counter_active_state - the states of a counter
461 */
462enum perf_counter_active_state {
3b6f9e5c 463 PERF_COUNTER_STATE_ERROR = -2,
6a930700
IM
464 PERF_COUNTER_STATE_OFF = -1,
465 PERF_COUNTER_STATE_INACTIVE = 0,
466 PERF_COUNTER_STATE_ACTIVE = 1,
467};
468
9b51f66d
IM
469struct file;
470
7b732a75
PZ
471struct perf_mmap_data {
472 struct rcu_head rcu_head;
8740f941 473 int nr_pages; /* nr of data pages */
43a21ea8 474 int writable; /* are we writable */
c5078f78 475 int nr_locked; /* nr pages mlocked */
8740f941 476
c33a0bc4 477 atomic_t poll; /* POLL_ for wakeups */
8740f941
PZ
478 atomic_t events; /* event limit */
479
8e3747c1
PZ
480 atomic_long_t head; /* write position */
481 atomic_long_t done_head; /* completed head */
482
c33a0bc4 483 atomic_t lock; /* concurrent writes */
c66de4a5 484 atomic_t wakeup; /* needs a wakeup */
43a21ea8 485 atomic_t lost; /* nr records lost */
c66de4a5 486
7b732a75 487 struct perf_counter_mmap_page *user_page;
0127c3ea 488 void *data_pages[0];
7b732a75
PZ
489};
490
671dec5d
PZ
491struct perf_pending_entry {
492 struct perf_pending_entry *next;
493 void (*func)(struct perf_pending_entry *);
925d519a
PZ
494};
495
0793a61d
TG
496/**
497 * struct perf_counter - performance counter kernel representation:
498 */
499struct perf_counter {
ee06094f 500#ifdef CONFIG_PERF_COUNTERS
04289bb9 501 struct list_head list_entry;
592903cd 502 struct list_head event_entry;
04289bb9 503 struct list_head sibling_list;
0127c3ea 504 int nr_siblings;
04289bb9 505 struct perf_counter *group_leader;
4aeb0b42 506 const struct pmu *pmu;
04289bb9 507
6a930700 508 enum perf_counter_active_state state;
0793a61d 509 atomic64_t count;
ee06094f 510
53cfbf59
PM
511 /*
512 * These are the total time in nanoseconds that the counter
513 * has been enabled (i.e. eligible to run, and the task has
514 * been scheduled in, if this is a per-task counter)
515 * and running (scheduled onto the CPU), respectively.
516 *
517 * They are computed from tstamp_enabled, tstamp_running and
518 * tstamp_stopped when the counter is in INACTIVE or ACTIVE state.
519 */
520 u64 total_time_enabled;
521 u64 total_time_running;
522
523 /*
524 * These are timestamps used for computing total_time_enabled
525 * and total_time_running when the counter is in INACTIVE or
526 * ACTIVE state, measured in nanoseconds from an arbitrary point
527 * in time.
528 * tstamp_enabled: the notional time when the counter was enabled
529 * tstamp_running: the notional time when the counter was scheduled on
530 * tstamp_stopped: in INACTIVE state, the notional time when the
531 * counter was scheduled off.
532 */
533 u64 tstamp_enabled;
534 u64 tstamp_running;
535 u64 tstamp_stopped;
536
0d48696f 537 struct perf_counter_attr attr;
0793a61d
TG
538 struct hw_perf_counter hw;
539
540 struct perf_counter_context *ctx;
9b51f66d 541 struct file *filp;
0793a61d 542
53cfbf59
PM
543 /*
544 * These accumulate total time (in nanoseconds) that children
545 * counters have been enabled and running, respectively.
546 */
547 atomic64_t child_total_time_enabled;
548 atomic64_t child_total_time_running;
549
0793a61d 550 /*
d859e29f 551 * Protect attach/detach and child_list:
0793a61d 552 */
fccc714b
PZ
553 struct mutex child_mutex;
554 struct list_head child_list;
555 struct perf_counter *parent;
0793a61d
TG
556
557 int oncpu;
558 int cpu;
559
082ff5a2
PZ
560 struct list_head owner_entry;
561 struct task_struct *owner;
562
7b732a75
PZ
563 /* mmap bits */
564 struct mutex mmap_mutex;
565 atomic_t mmap_count;
566 struct perf_mmap_data *data;
37d81828 567
7b732a75 568 /* poll related */
0793a61d 569 wait_queue_head_t waitq;
3c446b3d 570 struct fasync_struct *fasync;
79f14641
PZ
571
572 /* delayed work for NMIs and such */
573 int pending_wakeup;
4c9e2542 574 int pending_kill;
79f14641 575 int pending_disable;
671dec5d 576 struct perf_pending_entry pending;
592903cd 577
79f14641
PZ
578 atomic_t event_limit;
579
e077df4f 580 void (*destroy)(struct perf_counter *);
592903cd 581 struct rcu_head rcu_head;
709e50cf
PZ
582
583 struct pid_namespace *ns;
8e5799b1 584 u64 id;
ee06094f 585#endif
0793a61d
TG
586};
587
588/**
589 * struct perf_counter_context - counter context structure
590 *
591 * Used as a container for task counters and CPU counters as well:
592 */
593struct perf_counter_context {
0793a61d 594 /*
d859e29f
PM
595 * Protect the states of the counters in the list,
596 * nr_active, and the list:
0793a61d 597 */
a308444c 598 spinlock_t lock;
d859e29f
PM
599 /*
600 * Protect the list of counters. Locking either mutex or lock
601 * is sufficient to ensure the list doesn't change; to change
602 * the list you need to lock both the mutex and the spinlock.
603 */
a308444c 604 struct mutex mutex;
04289bb9 605
a308444c
IM
606 struct list_head counter_list;
607 struct list_head event_list;
608 int nr_counters;
609 int nr_active;
610 int is_active;
bfbd3381 611 int nr_stat;
a308444c
IM
612 atomic_t refcount;
613 struct task_struct *task;
53cfbf59
PM
614
615 /*
4af4998b 616 * Context clock, runs when context enabled.
53cfbf59 617 */
a308444c
IM
618 u64 time;
619 u64 timestamp;
564c2b21
PM
620
621 /*
622 * These fields let us detect when two contexts have both
623 * been cloned (inherited) from a common ancestor.
624 */
a308444c
IM
625 struct perf_counter_context *parent_ctx;
626 u64 parent_gen;
627 u64 generation;
628 int pin_count;
629 struct rcu_head rcu_head;
0793a61d
TG
630};
631
632/**
633 * struct perf_counter_cpu_context - per cpu counter context structure
634 */
635struct perf_cpu_context {
636 struct perf_counter_context ctx;
637 struct perf_counter_context *task_ctx;
638 int active_oncpu;
639 int max_pertask;
3b6f9e5c 640 int exclusive;
96f6d444
PZ
641
642 /*
643 * Recursion avoidance:
644 *
645 * task, softirq, irq, nmi context
646 */
22a4f650 647 int recursion[4];
0793a61d
TG
648};
649
829b42dd
RR
650#ifdef CONFIG_PERF_COUNTERS
651
0793a61d
TG
652/*
653 * Set by architecture code:
654 */
655extern int perf_max_counters;
656
4aeb0b42 657extern const struct pmu *hw_perf_counter_init(struct perf_counter *counter);
621a01ea 658
0793a61d 659extern void perf_counter_task_sched_in(struct task_struct *task, int cpu);
564c2b21
PM
660extern void perf_counter_task_sched_out(struct task_struct *task,
661 struct task_struct *next, int cpu);
0793a61d 662extern void perf_counter_task_tick(struct task_struct *task, int cpu);
6ab423e0 663extern int perf_counter_init_task(struct task_struct *child);
9b51f66d 664extern void perf_counter_exit_task(struct task_struct *child);
bbbee908 665extern void perf_counter_free_task(struct task_struct *task);
9974458e 666extern void set_perf_counter_pending(void);
925d519a 667extern void perf_counter_do_pending(void);
0793a61d 668extern void perf_counter_print_debug(void);
9e35ad38
PZ
669extern void __perf_disable(void);
670extern bool __perf_enable(void);
671extern void perf_disable(void);
672extern void perf_enable(void);
1d1c7ddb
IM
673extern int perf_counter_task_disable(void);
674extern int perf_counter_task_enable(void);
3cbed429
PM
675extern int hw_perf_group_sched_in(struct perf_counter *group_leader,
676 struct perf_cpu_context *cpuctx,
677 struct perf_counter_context *ctx, int cpu);
37d81828 678extern void perf_counter_update_userpage(struct perf_counter *counter);
5c92d124 679
df1a132b 680struct perf_sample_data {
a308444c
IM
681 struct pt_regs *regs;
682 u64 addr;
683 u64 period;
df1a132b
PZ
684};
685
686extern int perf_counter_overflow(struct perf_counter *counter, int nmi,
687 struct perf_sample_data *data);
688
3b6f9e5c
PM
689/*
690 * Return 1 for a software counter, 0 for a hardware counter
691 */
692static inline int is_software_counter(struct perf_counter *counter)
693{
a21ca2ca 694 return (counter->attr.type != PERF_TYPE_RAW) &&
f1a3c979
PZ
695 (counter->attr.type != PERF_TYPE_HARDWARE) &&
696 (counter->attr.type != PERF_TYPE_HW_CACHE);
3b6f9e5c
PM
697}
698
f29ac756
PZ
699extern atomic_t perf_swcounter_enabled[PERF_COUNT_SW_MAX];
700
701extern void __perf_swcounter_event(u32, u64, int, struct pt_regs *, u64);
702
703static inline void
704perf_swcounter_event(u32 event, u64 nr, int nmi, struct pt_regs *regs, u64 addr)
705{
706 if (atomic_read(&perf_swcounter_enabled[event]))
707 __perf_swcounter_event(event, nr, nmi, regs, addr);
708}
15dbf27c 709
089dd79d
PZ
710extern void __perf_counter_mmap(struct vm_area_struct *vma);
711
712static inline void perf_counter_mmap(struct vm_area_struct *vma)
713{
714 if (vma->vm_flags & VM_EXEC)
715 __perf_counter_mmap(vma);
716}
0a4a9391 717
8d1b2d93 718extern void perf_counter_comm(struct task_struct *tsk);
60313ebe 719extern void perf_counter_fork(struct task_struct *tsk);
8d1b2d93 720
394ee076
PZ
721extern struct perf_callchain_entry *perf_callchain(struct pt_regs *regs);
722
0764771d 723extern int sysctl_perf_counter_paranoid;
c5078f78 724extern int sysctl_perf_counter_mlock;
df58ab24 725extern int sysctl_perf_counter_sample_rate;
1ccd1549 726
0d905bca
IM
727extern void perf_counter_init(void);
728
9d23a90a
PM
729#ifndef perf_misc_flags
730#define perf_misc_flags(regs) (user_mode(regs) ? PERF_EVENT_MISC_USER : \
731 PERF_EVENT_MISC_KERNEL)
732#define perf_instruction_pointer(regs) instruction_pointer(regs)
733#endif
734
0793a61d
TG
735#else
736static inline void
737perf_counter_task_sched_in(struct task_struct *task, int cpu) { }
738static inline void
910431c7
IM
739perf_counter_task_sched_out(struct task_struct *task,
740 struct task_struct *next, int cpu) { }
0793a61d
TG
741static inline void
742perf_counter_task_tick(struct task_struct *task, int cpu) { }
d3e78ee3 743static inline int perf_counter_init_task(struct task_struct *child) { return 0; }
9b51f66d 744static inline void perf_counter_exit_task(struct task_struct *child) { }
bbbee908 745static inline void perf_counter_free_task(struct task_struct *task) { }
925d519a 746static inline void perf_counter_do_pending(void) { }
0793a61d 747static inline void perf_counter_print_debug(void) { }
9e35ad38
PZ
748static inline void perf_disable(void) { }
749static inline void perf_enable(void) { }
1d1c7ddb
IM
750static inline int perf_counter_task_disable(void) { return -EINVAL; }
751static inline int perf_counter_task_enable(void) { return -EINVAL; }
15dbf27c 752
925d519a 753static inline void
78f13e95
PZ
754perf_swcounter_event(u32 event, u64 nr, int nmi,
755 struct pt_regs *regs, u64 addr) { }
0a4a9391 756
089dd79d 757static inline void perf_counter_mmap(struct vm_area_struct *vma) { }
8d1b2d93 758static inline void perf_counter_comm(struct task_struct *tsk) { }
60313ebe 759static inline void perf_counter_fork(struct task_struct *tsk) { }
0d905bca 760static inline void perf_counter_init(void) { }
0793a61d
TG
761#endif
762
f3dfd265 763#endif /* __KERNEL__ */
0793a61d 764#endif /* _LINUX_PERF_COUNTER_H */