genirq: Add chip hooks for taking CPUs on/off line.
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / include / linux / irq.h
CommitLineData
06fcb0c6
IM
1#ifndef _LINUX_IRQ_H
2#define _LINUX_IRQ_H
1da177e4
LT
3
4/*
5 * Please do not include this file in generic code. There is currently
6 * no requirement for any architecture to implement anything held
7 * within this file.
8 *
9 * Thanks. --rmk
10 */
11
23f9b317 12#include <linux/smp.h>
1da177e4 13
06fcb0c6 14#ifndef CONFIG_S390
1da177e4
LT
15
16#include <linux/linkage.h>
17#include <linux/cache.h>
18#include <linux/spinlock.h>
19#include <linux/cpumask.h>
503e5763 20#include <linux/gfp.h>
908dcecd 21#include <linux/irqreturn.h>
dd3a1db9 22#include <linux/irqnr.h>
77904fd6 23#include <linux/errno.h>
503e5763 24#include <linux/topology.h>
3aa551c9 25#include <linux/wait.h>
1da177e4
LT
26
27#include <asm/irq.h>
28#include <asm/ptrace.h>
7d12e780 29#include <asm/irq_regs.h>
1da177e4 30
ab7798ff 31struct seq_file;
57a58a94 32struct irq_desc;
78129576 33struct irq_data;
ec701584 34typedef void (*irq_flow_handler_t)(unsigned int irq,
7d12e780 35 struct irq_desc *desc);
78129576 36typedef void (*irq_preflow_handler_t)(struct irq_data *data);
57a58a94 37
1da177e4
LT
38/*
39 * IRQ line status.
6e213616 40 *
5d4d8fc9
TG
41 * Bits 0-7 are the same as the IRQF_* bits in linux/interrupt.h
42 *
43 * IRQ_TYPE_NONE - default, unspecified type
44 * IRQ_TYPE_EDGE_RISING - rising edge triggered
45 * IRQ_TYPE_EDGE_FALLING - falling edge triggered
46 * IRQ_TYPE_EDGE_BOTH - rising and falling edge triggered
47 * IRQ_TYPE_LEVEL_HIGH - high level triggered
48 * IRQ_TYPE_LEVEL_LOW - low level triggered
49 * IRQ_TYPE_LEVEL_MASK - Mask to filter out the level bits
50 * IRQ_TYPE_SENSE_MASK - Mask for all the above bits
51 * IRQ_TYPE_PROBE - Special flag for probing in progress
52 *
53 * Bits which can be modified via irq_set/clear/modify_status_flags()
54 * IRQ_LEVEL - Interrupt is level type. Will be also
55 * updated in the code when the above trigger
56 * bits are modified via set_irq_type()
57 * IRQ_PER_CPU - Mark an interrupt PER_CPU. Will protect
58 * it from affinity setting
59 * IRQ_NOPROBE - Interrupt cannot be probed by autoprobing
60 * IRQ_NOREQUEST - Interrupt cannot be requested via
61 * request_irq()
62 * IRQ_NOAUTOEN - Interrupt is not automatically enabled in
63 * request/setup_irq()
64 * IRQ_NO_BALANCING - Interrupt cannot be balanced (affinity set)
65 * IRQ_MOVE_PCNTXT - Interrupt can be migrated from process context
66 * IRQ_NESTED_TRHEAD - Interrupt nests into another thread
67 *
68 * Deprecated bits. They are kept updated as long as
69 * CONFIG_GENERIC_HARDIRQS_NO_COMPAT is not set. Will go away soon. These bits
70 * are internal state of the core code and if you really need to acces
71 * them then talk to the genirq maintainer instead of hacking
72 * something weird.
6e213616 73 *
1da177e4 74 */
5d4d8fc9
TG
75enum {
76 IRQ_TYPE_NONE = 0x00000000,
77 IRQ_TYPE_EDGE_RISING = 0x00000001,
78 IRQ_TYPE_EDGE_FALLING = 0x00000002,
79 IRQ_TYPE_EDGE_BOTH = (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING),
80 IRQ_TYPE_LEVEL_HIGH = 0x00000004,
81 IRQ_TYPE_LEVEL_LOW = 0x00000008,
82 IRQ_TYPE_LEVEL_MASK = (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH),
83 IRQ_TYPE_SENSE_MASK = 0x0000000f,
84
85 IRQ_TYPE_PROBE = 0x00000010,
86
87 IRQ_LEVEL = (1 << 8),
88 IRQ_PER_CPU = (1 << 9),
89 IRQ_NOPROBE = (1 << 10),
90 IRQ_NOREQUEST = (1 << 11),
91 IRQ_NOAUTOEN = (1 << 12),
92 IRQ_NO_BALANCING = (1 << 13),
93 IRQ_MOVE_PCNTXT = (1 << 14),
94 IRQ_NESTED_THREAD = (1 << 15),
009b4c3b
TG
95
96#ifndef CONFIG_GENERIC_HARDIRQS_NO_COMPAT
5d4d8fc9
TG
97 IRQ_INPROGRESS = (1 << 16),
98 IRQ_REPLAY = (1 << 17),
99 IRQ_WAITING = (1 << 18),
100 IRQ_DISABLED = (1 << 19),
101 IRQ_PENDING = (1 << 20),
102 IRQ_MASKED = (1 << 21),
103 IRQ_MOVE_PENDING = (1 << 22),
104 IRQ_AFFINITY_SET = (1 << 23),
105 IRQ_WAKEUP = (1 << 24),
009b4c3b 106#endif
5d4d8fc9 107};
950f4427 108
44247184
TG
109#define IRQF_MODIFY_MASK \
110 (IRQ_TYPE_SENSE_MASK | IRQ_NOPROBE | IRQ_NOREQUEST | \
872434d6 111 IRQ_NOAUTOEN | IRQ_MOVE_PCNTXT | IRQ_LEVEL | IRQ_NO_BALANCING | \
6f91a52d 112 IRQ_PER_CPU | IRQ_NESTED_THREAD)
44247184 113
8f53f924
TG
114#define IRQ_NO_BALANCING_MASK (IRQ_PER_CPU | IRQ_NO_BALANCING)
115
116static inline __deprecated bool CHECK_IRQ_PER_CPU(unsigned int status)
117{
118 return status & IRQ_PER_CPU;
119}
1da177e4 120
3b8249e7
TG
121/*
122 * Return value for chip->irq_set_affinity()
123 *
124 * IRQ_SET_MASK_OK - OK, core updates irq_data.affinity
125 * IRQ_SET_MASK_NOCPY - OK, chip did update irq_data.affinity
126 */
127enum {
128 IRQ_SET_MASK_OK = 0,
129 IRQ_SET_MASK_OK_NOCOPY,
130};
131
5b912c10 132struct msi_desc;
6a6de9ef 133
ff7dcd44
TG
134/**
135 * struct irq_data - per irq and irq chip data passed down to chip functions
136 * @irq: interrupt number
137 * @node: node index useful for balancing
91c49917
TG
138 * @state_use_accessor: status information for irq chip functions.
139 * Use accessor functions to deal with it
ff7dcd44
TG
140 * @chip: low level interrupt hardware access
141 * @handler_data: per-IRQ data for the irq_chip methods
142 * @chip_data: platform-specific per-chip private data for the chip
143 * methods, to allow shared chip implementations
144 * @msi_desc: MSI descriptor
145 * @affinity: IRQ affinity on SMP
ff7dcd44
TG
146 *
147 * The fields here need to overlay the ones in irq_desc until we
148 * cleaned up the direct references and switched everything over to
149 * irq_data.
150 */
151struct irq_data {
152 unsigned int irq;
153 unsigned int node;
91c49917 154 unsigned int state_use_accessors;
ff7dcd44
TG
155 struct irq_chip *chip;
156 void *handler_data;
157 void *chip_data;
158 struct msi_desc *msi_desc;
159#ifdef CONFIG_SMP
160 cpumask_var_t affinity;
161#endif
ff7dcd44
TG
162};
163
f230b6d5
TG
164/*
165 * Bit masks for irq_data.state
166 *
876dbd4c 167 * IRQD_TRIGGER_MASK - Mask for the trigger type bits
f230b6d5 168 * IRQD_SETAFFINITY_PENDING - Affinity setting is pending
a005677b
TG
169 * IRQD_NO_BALANCING - Balancing disabled for this IRQ
170 * IRQD_PER_CPU - Interrupt is per cpu
2bdd1055 171 * IRQD_AFFINITY_SET - Interrupt affinity was set
876dbd4c 172 * IRQD_LEVEL - Interrupt is level triggered
7f94226f
TG
173 * IRQD_WAKEUP_STATE - Interrupt is configured for wakeup
174 * from suspend
e1ef8241
TG
175 * IRDQ_MOVE_PCNTXT - Interrupt can be moved in process
176 * context
801a0e9a
TG
177 * IRQD_IRQ_DISABLED - Some chip function need to know the
178 * disabled state.
f230b6d5
TG
179 */
180enum {
876dbd4c 181 IRQD_TRIGGER_MASK = 0xf,
a005677b
TG
182 IRQD_SETAFFINITY_PENDING = (1 << 8),
183 IRQD_NO_BALANCING = (1 << 10),
184 IRQD_PER_CPU = (1 << 11),
2bdd1055 185 IRQD_AFFINITY_SET = (1 << 12),
876dbd4c 186 IRQD_LEVEL = (1 << 13),
7f94226f 187 IRQD_WAKEUP_STATE = (1 << 14),
e1ef8241 188 IRQD_MOVE_PCNTXT = (1 << 15),
801a0e9a 189 IRQD_IRQ_DISABLED = (1 << 16),
f230b6d5
TG
190};
191
192static inline bool irqd_is_setaffinity_pending(struct irq_data *d)
193{
194 return d->state_use_accessors & IRQD_SETAFFINITY_PENDING;
195}
196
a005677b
TG
197static inline bool irqd_is_per_cpu(struct irq_data *d)
198{
199 return d->state_use_accessors & IRQD_PER_CPU;
200}
201
202static inline bool irqd_can_balance(struct irq_data *d)
203{
204 return !(d->state_use_accessors & (IRQD_PER_CPU | IRQD_NO_BALANCING));
205}
206
2bdd1055
TG
207static inline bool irqd_affinity_was_set(struct irq_data *d)
208{
209 return d->state_use_accessors & IRQD_AFFINITY_SET;
210}
211
876dbd4c
TG
212static inline u32 irqd_get_trigger_type(struct irq_data *d)
213{
214 return d->state_use_accessors & IRQD_TRIGGER_MASK;
215}
216
217/*
218 * Must only be called inside irq_chip.irq_set_type() functions.
219 */
220static inline void irqd_set_trigger_type(struct irq_data *d, u32 type)
221{
222 d->state_use_accessors &= ~IRQD_TRIGGER_MASK;
223 d->state_use_accessors |= type & IRQD_TRIGGER_MASK;
224}
225
226static inline bool irqd_is_level_type(struct irq_data *d)
227{
228 return d->state_use_accessors & IRQD_LEVEL;
229}
230
7f94226f
TG
231static inline bool irqd_is_wakeup_set(struct irq_data *d)
232{
233 return d->state_use_accessors & IRQD_WAKEUP_STATE;
234}
235
e1ef8241
TG
236static inline bool irqd_can_move_in_process_context(struct irq_data *d)
237{
238 return d->state_use_accessors & IRQD_MOVE_PCNTXT;
239}
240
801a0e9a
TG
241static inline bool irqd_irq_disabled(struct irq_data *d)
242{
243 return d->state_use_accessors & IRQD_IRQ_DISABLED;
244}
245
8fee5c36 246/**
6a6de9ef 247 * struct irq_chip - hardware interrupt chip descriptor
8fee5c36
IM
248 *
249 * @name: name for /proc/interrupts
f8822657
TG
250 * @startup: deprecated, replaced by irq_startup
251 * @shutdown: deprecated, replaced by irq_shutdown
252 * @enable: deprecated, replaced by irq_enable
253 * @disable: deprecated, replaced by irq_disable
254 * @ack: deprecated, replaced by irq_ack
255 * @mask: deprecated, replaced by irq_mask
256 * @mask_ack: deprecated, replaced by irq_mask_ack
257 * @unmask: deprecated, replaced by irq_unmask
258 * @eoi: deprecated, replaced by irq_eoi
259 * @end: deprecated, will go away with __do_IRQ()
260 * @set_affinity: deprecated, replaced by irq_set_affinity
261 * @retrigger: deprecated, replaced by irq_retrigger
262 * @set_type: deprecated, replaced by irq_set_type
263 * @set_wake: deprecated, replaced by irq_wake
264 * @bus_lock: deprecated, replaced by irq_bus_lock
265 * @bus_sync_unlock: deprecated, replaced by irq_bus_sync_unlock
8fee5c36 266 *
f8822657
TG
267 * @irq_startup: start up the interrupt (defaults to ->enable if NULL)
268 * @irq_shutdown: shut down the interrupt (defaults to ->disable if NULL)
269 * @irq_enable: enable the interrupt (defaults to chip->unmask if NULL)
270 * @irq_disable: disable the interrupt
271 * @irq_ack: start of a new interrupt
272 * @irq_mask: mask an interrupt source
273 * @irq_mask_ack: ack and mask an interrupt source
274 * @irq_unmask: unmask an interrupt source
275 * @irq_eoi: end of interrupt
276 * @irq_set_affinity: set the CPU affinity on SMP machines
277 * @irq_retrigger: resend an IRQ to the CPU
278 * @irq_set_type: set the flow type (IRQ_TYPE_LEVEL/etc.) of an IRQ
279 * @irq_set_wake: enable/disable power-management wake-on of an IRQ
280 * @irq_bus_lock: function to lock access to slow bus (i2c) chips
281 * @irq_bus_sync_unlock:function to sync and unlock slow bus (i2c) chips
0fdb4b25
DD
282 * @irq_cpu_online: configure an interrupt source for a secondary CPU
283 * @irq_cpu_offline: un-configure an interrupt source for a secondary CPU
ab7798ff 284 * @irq_print_chip: optional to print special chip info in show_interrupts
2bff17ad 285 * @flags: chip specific flags
70aedd24 286 *
8fee5c36 287 * @release: release function solely used by UML
1da177e4 288 */
6a6de9ef
TG
289struct irq_chip {
290 const char *name;
bd151412 291#ifndef CONFIG_GENERIC_HARDIRQS_NO_DEPRECATED
71d218b7
IM
292 unsigned int (*startup)(unsigned int irq);
293 void (*shutdown)(unsigned int irq);
294 void (*enable)(unsigned int irq);
295 void (*disable)(unsigned int irq);
6a6de9ef 296
71d218b7 297 void (*ack)(unsigned int irq);
6a6de9ef
TG
298 void (*mask)(unsigned int irq);
299 void (*mask_ack)(unsigned int irq);
300 void (*unmask)(unsigned int irq);
47c2a3aa 301 void (*eoi)(unsigned int irq);
6a6de9ef 302
71d218b7 303 void (*end)(unsigned int irq);
d5dedd45 304 int (*set_affinity)(unsigned int irq,
0de26520 305 const struct cpumask *dest);
c0ad90a3 306 int (*retrigger)(unsigned int irq);
6a6de9ef
TG
307 int (*set_type)(unsigned int irq, unsigned int flow_type);
308 int (*set_wake)(unsigned int irq, unsigned int on);
c0ad90a3 309
70aedd24
TG
310 void (*bus_lock)(unsigned int irq);
311 void (*bus_sync_unlock)(unsigned int irq);
bd151412 312#endif
f8822657
TG
313 unsigned int (*irq_startup)(struct irq_data *data);
314 void (*irq_shutdown)(struct irq_data *data);
315 void (*irq_enable)(struct irq_data *data);
316 void (*irq_disable)(struct irq_data *data);
317
318 void (*irq_ack)(struct irq_data *data);
319 void (*irq_mask)(struct irq_data *data);
320 void (*irq_mask_ack)(struct irq_data *data);
321 void (*irq_unmask)(struct irq_data *data);
322 void (*irq_eoi)(struct irq_data *data);
323
324 int (*irq_set_affinity)(struct irq_data *data, const struct cpumask *dest, bool force);
325 int (*irq_retrigger)(struct irq_data *data);
326 int (*irq_set_type)(struct irq_data *data, unsigned int flow_type);
327 int (*irq_set_wake)(struct irq_data *data, unsigned int on);
328
329 void (*irq_bus_lock)(struct irq_data *data);
330 void (*irq_bus_sync_unlock)(struct irq_data *data);
331
0fdb4b25
DD
332 void (*irq_cpu_online)(struct irq_data *data);
333 void (*irq_cpu_offline)(struct irq_data *data);
334
ab7798ff
TG
335 void (*irq_print_chip)(struct irq_data *data, struct seq_file *p);
336
2bff17ad
TG
337 unsigned long flags;
338
b77d6adc
PBG
339 /* Currently used only by UML, might disappear one day.*/
340#ifdef CONFIG_IRQ_RELEASE_METHOD
71d218b7 341 void (*release)(unsigned int irq, void *dev_id);
b77d6adc 342#endif
1da177e4
LT
343};
344
d4d5e089
TG
345/*
346 * irq_chip specific flags
347 *
77694b40
TG
348 * IRQCHIP_SET_TYPE_MASKED: Mask before calling chip.irq_set_type()
349 * IRQCHIP_EOI_IF_HANDLED: Only issue irq_eoi() when irq was handled
d209a699 350 * IRQCHIP_MASK_ON_SUSPEND: Mask non wake irqs in the suspend path
d4d5e089
TG
351 */
352enum {
353 IRQCHIP_SET_TYPE_MASKED = (1 << 0),
77694b40 354 IRQCHIP_EOI_IF_HANDLED = (1 << 1),
d209a699 355 IRQCHIP_MASK_ON_SUSPEND = (1 << 2),
d4d5e089
TG
356};
357
e144710b
TG
358/* This include will go away once we isolated irq_desc usage to core code */
359#include <linux/irqdesc.h>
0b8f1efa 360
34ffdb72
IM
361/*
362 * Pick up the arch-dependent methods:
363 */
364#include <asm/hw_irq.h>
1da177e4 365
b683de2b
TG
366#ifndef NR_IRQS_LEGACY
367# define NR_IRQS_LEGACY 0
368#endif
369
1318a481
TG
370#ifndef ARCH_IRQ_INIT_FLAGS
371# define ARCH_IRQ_INIT_FLAGS 0
372#endif
373
c1594b77 374#define IRQ_DEFAULT_INIT_FLAGS ARCH_IRQ_INIT_FLAGS
1318a481 375
e144710b 376struct irqaction;
06fcb0c6 377extern int setup_irq(unsigned int irq, struct irqaction *new);
cbf94f06 378extern void remove_irq(unsigned int irq, struct irqaction *act);
1da177e4 379
0fdb4b25
DD
380extern void irq_cpu_online(void);
381extern void irq_cpu_offline(void);
382
1da177e4 383#ifdef CONFIG_GENERIC_HARDIRQS
06fcb0c6 384
3a3856d0 385#if defined(CONFIG_SMP) && defined(CONFIG_GENERIC_PENDING_IRQ)
c777ac55 386void move_native_irq(int irq);
e7b946e9 387void move_masked_irq(int irq);
a439520f
TG
388void irq_move_irq(struct irq_data *data);
389void irq_move_masked_irq(struct irq_data *data);
e144710b
TG
390#else
391static inline void move_native_irq(int irq) { }
392static inline void move_masked_irq(int irq) { }
a439520f
TG
393static inline void irq_move_irq(struct irq_data *data) { }
394static inline void irq_move_masked_irq(struct irq_data *data) { }
e144710b 395#endif
54d5d424 396
1da177e4 397extern int no_irq_affinity;
1da177e4 398
6a6de9ef 399/* Handle irq action chains: */
bedd30d9 400extern irqreturn_t handle_IRQ_event(unsigned int irq, struct irqaction *action);
6a6de9ef
TG
401
402/*
403 * Built-in IRQ handlers for various IRQ types,
bebd04cc 404 * callable via desc->handle_irq()
6a6de9ef 405 */
ec701584
HH
406extern void handle_level_irq(unsigned int irq, struct irq_desc *desc);
407extern void handle_fasteoi_irq(unsigned int irq, struct irq_desc *desc);
408extern void handle_edge_irq(unsigned int irq, struct irq_desc *desc);
409extern void handle_simple_irq(unsigned int irq, struct irq_desc *desc);
410extern void handle_percpu_irq(unsigned int irq, struct irq_desc *desc);
411extern void handle_bad_irq(unsigned int irq, struct irq_desc *desc);
31b47cf7 412extern void handle_nested_irq(unsigned int irq);
6a6de9ef 413
6a6de9ef 414/* Handling of unhandled and spurious interrupts: */
34ffdb72 415extern void note_interrupt(unsigned int irq, struct irq_desc *desc,
bedd30d9 416 irqreturn_t action_ret);
1da177e4 417
a4633adc 418
6a6de9ef
TG
419/* Enable/disable irq debugging output: */
420extern int noirqdebug_setup(char *str);
421
422/* Checks whether the interrupt can be requested by request_irq(): */
423extern int can_request_irq(unsigned int irq, unsigned long irqflags);
424
f8b5473f 425/* Dummy irq-chip implementations: */
6a6de9ef 426extern struct irq_chip no_irq_chip;
f8b5473f 427extern struct irq_chip dummy_irq_chip;
6a6de9ef 428
145fc655 429extern void
3836ca08 430irq_set_chip_and_handler_name(unsigned int irq, struct irq_chip *chip,
a460e745
IM
431 irq_flow_handler_t handle, const char *name);
432
3836ca08
TG
433static inline void irq_set_chip_and_handler(unsigned int irq, struct irq_chip *chip,
434 irq_flow_handler_t handle)
435{
436 irq_set_chip_and_handler_name(irq, chip, handle, NULL);
437}
438
6a6de9ef 439extern void
3836ca08 440__irq_set_handler(unsigned int irq, irq_flow_handler_t handle, int is_chained,
a460e745 441 const char *name);
1da177e4 442
6a6de9ef 443static inline void
3836ca08 444irq_set_handler(unsigned int irq, irq_flow_handler_t handle)
6a6de9ef 445{
3836ca08 446 __irq_set_handler(irq, handle, 0, NULL);
6a6de9ef
TG
447}
448
449/*
450 * Set a highlevel chained flow handler for a given IRQ.
451 * (a chained handler is automatically enabled and set to
452 * IRQ_NOREQUEST and IRQ_NOPROBE)
453 */
454static inline void
3836ca08 455irq_set_chained_handler(unsigned int irq, irq_flow_handler_t handle)
6a6de9ef 456{
3836ca08 457 __irq_set_handler(irq, handle, 1, NULL);
6a6de9ef
TG
458}
459
44247184
TG
460void irq_modify_status(unsigned int irq, unsigned long clr, unsigned long set);
461
462static inline void irq_set_status_flags(unsigned int irq, unsigned long set)
463{
464 irq_modify_status(irq, 0, set);
465}
466
467static inline void irq_clear_status_flags(unsigned int irq, unsigned long clr)
468{
469 irq_modify_status(irq, clr, 0);
470}
471
a0cd9ca2 472static inline void irq_set_noprobe(unsigned int irq)
44247184
TG
473{
474 irq_modify_status(irq, 0, IRQ_NOPROBE);
475}
476
a0cd9ca2 477static inline void irq_set_probe(unsigned int irq)
44247184
TG
478{
479 irq_modify_status(irq, IRQ_NOPROBE, 0);
480}
46f4f8f6 481
6f91a52d
TG
482static inline void irq_set_nested_thread(unsigned int irq, bool nest)
483{
484 if (nest)
485 irq_set_status_flags(irq, IRQ_NESTED_THREAD);
486 else
487 irq_clear_status_flags(irq, IRQ_NESTED_THREAD);
488}
489
3a16d713 490/* Handle dynamic irq creation and destruction */
d047f53a 491extern unsigned int create_irq_nr(unsigned int irq_want, int node);
3a16d713
EB
492extern int create_irq(void);
493extern void destroy_irq(unsigned int irq);
494
b7b29338
TG
495/*
496 * Dynamic irq helper functions. Obsolete. Use irq_alloc_desc* and
497 * irq_free_desc instead.
498 */
3a16d713 499extern void dynamic_irq_cleanup(unsigned int irq);
b7b29338
TG
500static inline void dynamic_irq_init(unsigned int irq)
501{
502 dynamic_irq_cleanup(irq);
503}
dd87eb3a 504
3a16d713 505/* Set/get chip/data for an IRQ: */
a0cd9ca2
TG
506extern int irq_set_chip(unsigned int irq, struct irq_chip *chip);
507extern int irq_set_handler_data(unsigned int irq, void *data);
508extern int irq_set_chip_data(unsigned int irq, void *data);
509extern int irq_set_irq_type(unsigned int irq, unsigned int type);
510extern int irq_set_msi_desc(unsigned int irq, struct msi_desc *entry);
f303a6dd 511extern struct irq_data *irq_get_irq_data(unsigned int irq);
dd87eb3a 512
a0cd9ca2 513static inline struct irq_chip *irq_get_chip(unsigned int irq)
f303a6dd
TG
514{
515 struct irq_data *d = irq_get_irq_data(irq);
516 return d ? d->chip : NULL;
517}
518
519static inline struct irq_chip *irq_data_get_irq_chip(struct irq_data *d)
520{
521 return d->chip;
522}
523
a0cd9ca2 524static inline void *irq_get_chip_data(unsigned int irq)
f303a6dd
TG
525{
526 struct irq_data *d = irq_get_irq_data(irq);
527 return d ? d->chip_data : NULL;
528}
529
530static inline void *irq_data_get_irq_chip_data(struct irq_data *d)
531{
532 return d->chip_data;
533}
534
a0cd9ca2 535static inline void *irq_get_handler_data(unsigned int irq)
f303a6dd
TG
536{
537 struct irq_data *d = irq_get_irq_data(irq);
538 return d ? d->handler_data : NULL;
539}
540
a0cd9ca2 541static inline void *irq_data_get_irq_handler_data(struct irq_data *d)
f303a6dd
TG
542{
543 return d->handler_data;
544}
545
a0cd9ca2 546static inline struct msi_desc *irq_get_msi_desc(unsigned int irq)
f303a6dd
TG
547{
548 struct irq_data *d = irq_get_irq_data(irq);
549 return d ? d->msi_desc : NULL;
550}
551
552static inline struct msi_desc *irq_data_get_msi(struct irq_data *d)
553{
554 return d->msi_desc;
555}
556
a0cd9ca2
TG
557#ifndef CONFIG_GENERIC_HARDIRQS_NO_COMPAT
558/* Please do not use: Use the replacement functions instead */
559static inline int set_irq_chip(unsigned int irq, struct irq_chip *chip)
560{
561 return irq_set_chip(irq, chip);
562}
563static inline int set_irq_data(unsigned int irq, void *data)
564{
565 return irq_set_handler_data(irq, data);
566}
567static inline int set_irq_chip_data(unsigned int irq, void *data)
568{
569 return irq_set_chip_data(irq, data);
570}
571static inline int set_irq_type(unsigned int irq, unsigned int type)
572{
573 return irq_set_irq_type(irq, type);
574}
575static inline int set_irq_msi(unsigned int irq, struct msi_desc *entry)
576{
577 return irq_set_msi_desc(irq, entry);
578}
579static inline struct irq_chip *get_irq_chip(unsigned int irq)
580{
581 return irq_get_chip(irq);
582}
583static inline void *get_irq_chip_data(unsigned int irq)
584{
585 return irq_get_chip_data(irq);
586}
587static inline void *get_irq_data(unsigned int irq)
588{
589 return irq_get_handler_data(irq);
590}
591static inline void *irq_data_get_irq_data(struct irq_data *d)
592{
593 return irq_data_get_irq_handler_data(d);
594}
595static inline struct msi_desc *get_irq_msi(unsigned int irq)
596{
597 return irq_get_msi_desc(irq);
598}
599static inline void set_irq_noprobe(unsigned int irq)
600{
601 irq_set_noprobe(irq);
602}
603static inline void set_irq_probe(unsigned int irq)
604{
605 irq_set_probe(irq);
606}
6f91a52d
TG
607static inline void set_irq_nested_thread(unsigned int irq, int nest)
608{
609 irq_set_nested_thread(irq, nest);
610}
3836ca08
TG
611static inline void
612set_irq_chip_and_handler_name(unsigned int irq, struct irq_chip *chip,
613 irq_flow_handler_t handle, const char *name)
614{
615 irq_set_chip_and_handler_name(irq, chip, handle, name);
616}
617static inline void
618set_irq_chip_and_handler(unsigned int irq, struct irq_chip *chip,
619 irq_flow_handler_t handle)
620{
621 irq_set_chip_and_handler(irq, chip, handle);
622}
623static inline void
624__set_irq_handler(unsigned int irq, irq_flow_handler_t handle, int is_chained,
625 const char *name)
626{
627 __irq_set_handler(irq, handle, is_chained, name);
628}
629static inline void set_irq_handler(unsigned int irq, irq_flow_handler_t handle)
630{
631 irq_set_handler(irq, handle);
632}
633static inline void
634set_irq_chained_handler(unsigned int irq, irq_flow_handler_t handle)
635{
636 irq_set_chained_handler(irq, handle);
637}
a0cd9ca2
TG
638#endif
639
1f5a5b87
TG
640int irq_alloc_descs(int irq, unsigned int from, unsigned int cnt, int node);
641void irq_free_descs(unsigned int irq, unsigned int cnt);
06f6c339 642int irq_reserve_irqs(unsigned int from, unsigned int cnt);
1f5a5b87
TG
643
644static inline int irq_alloc_desc(int node)
645{
646 return irq_alloc_descs(-1, 0, 1, node);
647}
648
649static inline int irq_alloc_desc_at(unsigned int at, int node)
650{
651 return irq_alloc_descs(at, at, 1, node);
652}
653
654static inline int irq_alloc_desc_from(unsigned int from, int node)
655{
656 return irq_alloc_descs(-1, from, 1, node);
657}
658
659static inline void irq_free_desc(unsigned int irq)
660{
661 irq_free_descs(irq, 1);
662}
663
639bd12f
PM
664static inline int irq_reserve_irq(unsigned int irq)
665{
666 return irq_reserve_irqs(irq, 1);
667}
668
6a6de9ef 669#endif /* CONFIG_GENERIC_HARDIRQS */
1da177e4 670
06fcb0c6 671#endif /* !CONFIG_S390 */
1da177e4 672
06fcb0c6 673#endif /* _LINUX_IRQ_H */